



## **Specification for Display Serial Interface (DSI<sup>SM</sup>)**

**Version 1.3**

**23 March 2015**

MIPI Board Adopted 10 March 2015

Corrections Approved 23 March 2015

Further technical changes to this document are expected as work continues in the Display Working Group.

Copyright © 2005-2015 MIPI Alliance, Inc.

All rights reserved.

**Confidential**

**NOTICE OF DISCLAIMER**

The material contained herein is not a license, either expressly or impliedly, to any IPR owned or controlled by any of the authors or developers of this material or MIPI®. The material contained herein is provided on an “AS IS” basis and to the maximum extent permitted by applicable law, this material is provided AS IS AND WITH ALL FAULTS, and the authors and developers of this material and MIPI hereby disclaim all other warranties and conditions, either express, implied or statutory, including, but not limited to, any (if any) implied warranties, duties or conditions of merchantability, of fitness for a particular purpose, of accuracy or completeness of responses, of results, of workmanlike effort, of lack of viruses, and of lack of negligence.

All materials contained herein are protected by copyright laws, and may not be reproduced, republished, distributed, transmitted, displayed, broadcast or otherwise exploited in any manner without the express prior written permission of MIPI Alliance. MIPI, MIPI Alliance and the dotted rainbow arch and all related trademarks, tradenames, and other intellectual property are the exclusive property of MIPI Alliance and cannot be used without its express prior written permission.

ALSO, THERE IS NO WARRANTY OF CONDITION OF TITLE, QUIET ENJOYMENT, QUIET POSSESSION, CORRESPONDENCE TO DESCRIPTION OR NON-INFRINGEMENT WITH REGARD TO THIS MATERIAL OR THE CONTENTS OF THIS DOCUMENT. IN NO EVENT WILL ANY AUTHOR OR DEVELOPER OF THIS MATERIAL OR THE CONTENTS OF THIS DOCUMENT OR MIPI BE LIABLE TO ANY OTHER PARTY FOR THE COST OF PROCURING SUBSTITUTE GOODS OR SERVICES, LOST PROFITS, LOSS OF USE, LOSS OF DATA, OR ANY INCIDENTAL, CONSEQUENTIAL, DIRECT, INDIRECT, OR SPECIAL DAMAGES WHETHER UNDER CONTRACT, TORT, WARRANTY, OR OTHERWISE, ARISING IN ANY WAY OUT OF THIS OR ANY OTHER AGREEMENT, SPECIFICATION OR DOCUMENT RELATING TO THIS MATERIAL, WHETHER OR NOT SUCH PARTY HAD ADVANCE NOTICE OF THE POSSIBILITY OF SUCH DAMAGES.

Without limiting the generality of this Disclaimer stated above, the user of the contents of this Document is further notified that MIPI: (a) does not evaluate, test or verify the accuracy, soundness or credibility of the contents of this Document; (b) does not monitor or enforce compliance with the contents of this Document; and (c) does not certify, test, or in any manner investigate products or services or any claims of compliance with the contents of this Document. The use or implementation of the contents of this Document may involve or require the use of intellectual property rights (“IPR”) including (but not limited to) patents, patent applications, or copyrights owned by one or more parties, whether or not Members of MIPI. MIPI does not make any search or investigation for IPR, nor does MIPI require or request the disclosure of any IPR or claims of IPR as respects the contents of this Document or otherwise.

Questions pertaining to this document, or the terms or conditions of its provision, should be addressed to:

MIPI Alliance, Inc.  
c/o IEEE-ISTO  
445 Hoes Lane  
Piscataway, NJ 08854  
Attn: Board Secretary

# Contents

1 Contents..... iii

2 Figures ..... viii

3 Tables ..... x

4 Release History.....xi

5 1 Overview ..... 1

6 1.1 Scope ..... 1

7 1.2 Purpose ..... 1

8 2 Terminology (informative).....2

9 2.1 Definitions .....2

10 2.2 Abbreviations .....4

11 2.3 Acronyms .....4

12 3 References .....7

13 3.1 Display Bus Interface Standard for Parallel Signaling (DBI-2) .....7

14 3.2 Display Pixel Interface Standard for Parallel Signaling (DPI-2).....8

15 3.3 MIPI Alliance Specification for Display Command Set (DCS) .....8

16 3.4 MIPI Alliance Standard for Camera Serial Interface 2 (CSI-2).....8

17 3.5 MIPI Alliance Specification for D-PHY (D-PHY).....8

18 3.6 MIPI Alliance Specification for Stereoscopic Display Formats (SDF) .....9

19 4 DSI Introduction.....10

20 4.1 DSI Layer Definitions ..... 11

21 4.2 Command and Video Modes ..... 12

22 4.2.1 Command Mode ..... 12

23 4.2.2 Video Mode Operation ..... 12

24 4.2.3 Virtual Channel Capability ..... 12

25 5 DSI Physical Layer.....14

26 5.1 Data Flow Control ..... 14

27 5.2 Bidirectionality and Low Power Signaling Policy ..... 14

28 5.3 Command Mode Interfaces ..... 15

29 5.4 Video Mode Interfaces ..... 15

30 5.5 Bidirectional Control Mechanism ..... 15

31 5.6 Clock Management..... 16

32 5.6.1 Clock Requirements ..... 16

33 5.6.2 Clock Power and Timing ..... 17

34 5.7 System Power-Up and Initialization..... 17

35 6 Multi-Lane Distribution and Merging ..... 19

37	6.1	Multi-Lane Interoperability and Lane-number Mismatch .....	20
38	6.1.1	Clock Considerations with Multi-Lane.....	21
39	6.1.2	Bidirectionality and Multi-Lane Capability.....	21
40	6.1.3	SoT and EoT in Multi-Lane Configurations.....	21
41	6.2	Multi-DSI Receiver Configuration with DSI Sub-Links .....	24
42	6.2.1	Architecture for a Multi-DSI Receiver Configuration.....	24
43	6.2.2	Lane Mapping for a Multi-DSI Receiver Configuration .....	28
44	6.2.3	Video Mode Lane Timing for a DSI Sub-Link.....	30
45	6.2.4	Command Mode Use with DSI Sub-Links in a Multi-DSI Receiver Configuration	
46		(informative).....	31
47	7	Low-Level Protocol Errors and Contention .....	33
48	7.1	Low-Level Protocol Errors.....	33
49	7.1.1	SoT Error .....	33
50	7.1.2	SoT Sync Error .....	34
51	7.1.3	EoT Sync Error.....	34
52	7.1.4	Escape Mode Entry Command Error.....	35
53	7.1.5	LP Transmission Sync Error.....	35
54	7.1.6	False Control Error .....	35
55	7.2	Contention Detection and Recovery.....	36
56	7.2.1	Contention Detection in LP Mode.....	36
57	7.2.2	Contention Recovery Using Timers .....	36
58	7.3	Additional Timers.....	38
59	7.3.1	Turnaround Acknowledge Timeout (TA_TO).....	38
60	7.3.2	Peripheral Reset Timeout (PR_TO).....	39
61	7.3.3	Peripheral Response Timeout (PRESP_TO) .....	39
62	7.4	Acknowledge and Error Reporting Mechanism .....	40
63	8	DSI Protocol.....	41
64	8.1	Multiple Packets per Transmission.....	41
65	8.2	Packet Composition.....	42
66	8.3	Endian Policy .....	43
67	8.4	General Packet Structure .....	43
68	8.4.1	Long Packet Format.....	43
69	8.4.2	Short Packet Format .....	45
70	8.5	Common Packet Elements.....	45
71	8.5.1	Data Identifier Byte .....	45
72	8.5.2	Error Correction Code .....	46
73	8.6	Interleaved Data Streams.....	46

74	8.6.1	Interleaved Data Streams and Bidirectionality .....	47
75	8.7	Processor to Peripheral Direction (Processor-Sourced) Packet Data Types.....	47
76	8.7.1	Processor-sourced Data Type Summary.....	47
77	8.7.2	Frame Synchronized Transactions.....	48
78	8.8	Processor-to-Peripheral Transactions – Detailed Format Description.....	50
79	8.8.1	Sync Event (H Start, H End, V Start, V End), Data Type = XX 0001 (0xX1).....	50
80	8.8.2	EoTp, Data Type = 00 1000 (0x08).....	51
81	8.8.3	Color Mode Off Command, Data Type = 00 0010 (0x02) .....	52
82	8.8.4	Color Mode On Command, Data Type = 01 0010 (0x12).....	52
83	8.8.5	Shutdown Peripheral Command, Data Type = 10 0010 (0x22).....	52
84	8.8.6	Turn On Peripheral Command, Data Type = 11 0010 (0x32) .....	52
85	8.8.7	Generic Short WRITE Packet with 0, 1, or 2 parameters, Data Types = 00 0011 (0x03), 01	
86		0011 (0x13), 10 0011 (0x23), Respectively .....	53
87	8.8.8	Generic READ Request with 0, 1, or 2 Parameters, Data Types = 00 0100 (0x04), 01 0100	
88		(0x14), 10 0100(0x24), Respectively .....	53
89	8.8.9	DCS Commands .....	53
90	8.8.10	Set Maximum Return Packet Size, Data Type = 11 0111 (0x37).....	54
91	8.8.11	Null Packet (Long), Data Type = 00 1001 (0x09).....	55
92	8.8.12	Blanking Packet (Long), Data Type = 01 1001 (0x19).....	55
93	8.8.13	Generic Long Write, Data Type = 10 1001 (0x29).....	55
94	8.8.14	Loosely Packed Pixel Stream, 20-bit YCbCr 4:2:2 Format, Data Type = 00 1100 (0x0C)....	55
95	8.8.15	Packed Pixel Stream, 24-bit YCbCr 4:2:2 Format, Data Type = 01 1100 (0x1C).....	56
96	8.8.16	Packed Pixel Stream, 16-bit YCbCr 4:2:2 Format, Data Type = 10 1100 (0x2C).....	57
97	8.8.17	Packed Pixel Stream, 30-bit Format, Long Packet, Data Type = 00 1101 (0x0D) .....	58
98	8.8.18	Packed Pixel Stream, 36-bit Format, Long Packet, Data Type = 01 1101 (0x1D) .....	59
99	8.8.19	Packed Pixel Stream, 12-bit YCbCr 4:2:0 Format, Data Type = 11 1101 (0x3D) .....	60
100	8.8.20	Packed Pixel Stream, 16-bit Format, Long Packet, Data Type 00 1110 (0x0E).....	61
101	8.8.21	Packed Pixel Stream, 18-bit Format, Long Packet, Data Type = 01 1110 (0x1E).....	62
102	8.8.22	Pixel Stream, 18-bit Format in Three Bytes, Long Packet, Data Type = 10 1110 (0x2E).....	63
103	8.8.23	Packed Pixel Stream, 24-bit Format, Long Packet, Data Type = 11 1110 (0x3E).....	65
104	8.8.24	Compressed Pixel Stream, Long Packet, Data Type = 00 1011 (0x0B) .....	65
105	8.8.25	Compression Mode Command, Data Type = 00 0111 (0x07) .....	67
106	8.8.26	Picture Parameter Set (0x0A) .....	68
107	8.8.27	Execute Queue (0x16) .....	68
108	8.8.28	DO NOT USE and Reserved Data Types .....	68
109	8.9	Peripheral-to-Processor (Reverse Direction) LP Transmissions .....	68
110	8.9.1	Packet Structure for Peripheral-to-Processor LP Transmissions .....	69
111	8.9.2	System Requirements for ECC and Checksum and Packet Format.....	69

112	8.9.3	Appropriate Responses to Commands and ACK Requests.....	70
113	8.9.4	Format of Acknowledge and Error Report and Read Response Data Types .....	71
114	8.9.5	Error Reporting Format .....	72
115	8.10	Peripheral-to-Processor Transactions – Detailed Format Description.....	73
116	8.10.1	Acknowledge and Error Report, Data Type 00 0010 (0x02).....	74
117	8.10.2	Generic Short Read Response, 1 or 2 Bytes, Data Types = 01 0001 or 01 0010,	
118		Respectively .....	74
119	8.10.3	Generic Long Read Response with Optional Checksum, Data Type = 01 1010 (0x1A).....	74
120	8.10.4	DCS Long Read Response with Optional Checksum, Data Type 01 1100 (0x1C).....	75
121	8.10.5	DCS Short Read Response, 1 or 2 Bytes, Data Types = 10 0001 or 10 0010, Respectively .	75
122	8.10.6	Multiple Transmissions and Error Reporting .....	75
123	8.10.7	Clearing Error Bits.....	75
124	8.11	Video Mode Interface Timing .....	75
125	8.11.1	Transmission Packet Sequences .....	76
126	8.11.2	Non-Burst Mode with Sync Pulses .....	77
127	8.11.3	Non-Burst Mode with Sync Events .....	78
128	8.11.4	Burst Mode .....	78
129	8.11.5	Parameters .....	79
130	8.12	TE Signaling in DSI .....	80
131	8.13	DSI with Display Stream Compression.....	81
132	8.13.1	Compression Transport Requirements.....	81
133	8.13.2	Transport Buffer Model (Informative) .....	81
134	8.13.3	Compression with Video Modes.....	81
135	8.13.4	Compression-Related Parameters .....	82
136	8.13.5	Display Stream Compression with Command Mode.....	82
137	9	Error-Correcting Code (ECC) and Checksum.....	83
138	9.1	Packet Header Error Detection/Correction.....	83
139	9.2	Hamming Code Theory .....	83
140	9.3	Hamming-Modified Code Applied to DSI Packet Headers.....	83
141	9.4	ECC Generation on the Transmitter .....	87
142	9.5	Applying ECC on the Receiver .....	87
143	9.6	Checksum Generation for Long Packet Payloads.....	88
144	9.7	Checksum Generation for Reconstructed Image Test Mode .....	89
145	10	Compliance, Interoperability, and Optional Capabilities .....	91
146	10.1	Display Resolutions.....	91
147	10.2	Pixel Formats.....	92
148	10.2.1	Video Mode .....	92

149	10.2.2	Command Mode .....	92
150	10.3	Number of Lanes .....	92
151	10.4	Maximum Lane Frequency.....	92
152	10.5	Bidirectional Communication.....	92
153	10.6	ECC and Checksum Capabilities.....	93
154	10.7	Display Architecture.....	93
155	10.8	Multiple Peripheral Support .....	93
156	10.9	EoTp Support and Interoperability .....	93
157	Annex A	Contention Detection and Recovery Mechanisms (informative).....	94
158	A.1	PHY Detected Contention .....	94
159	A.1.1	Protocol Response to PHY Detected Faults.....	94
160	Annex B	Checksum Generation Example (informative) .....	100
161	Annex C	Interlaced Video Transmission Sourcing.....	102
162	Annex D	Profile for DSI Transport for VESA Display Stream Compression .....	104
163	D.1	Profile Normative Requirements .....	104
164	D.1.1	Encoder Instantiations .....	104
165	D.1.2	Decoder Instantiations .....	104
166	D.1.3	Horizontal Slice Size .....	104
167	D.1.4	Vertical Slice Size .....	104
168	D.1.5	DSC parameter minimum requirements .....	104
169	D.1.6	PPS Requirements .....	106
170	D.2	Implementation Guidelines (informative) .....	107
171	D.2.1	Vertical Slice Size .....	107
172	D.2.2	DSC Guidelines .....	107
173			

174	<b>Figures</b>	
175	Figure 1 DSI Transmitter and Receiver Interface.....	10
176	Figure 2 DSI Layers .....	11
177	Figure 3 Basic HS Transmission Structure.....	14
178	Figure 4 Peripheral Power-Up Sequencing Example .....	18
179	Figure 5 Lane Distributor Conceptual Overview .....	19
180	Figure 6 Lane Merger Conceptual Overview .....	20
181	Figure 7 Four-Lane Transmitter with Two-Lane Receiver Example .....	21
182	Figure 8 Two Lane HS Transmission Example.....	22
183	Figure 9 Three Lane HS Transmission Example.....	23
184	Figure 10 Image Rendered by a Panel Transported by Two DSI Sub-Links.....	24
185	Figure 11 Example of Two DSI Receivers Connected by One-DSI Lane Sub-Links .....	25
186	Figure 12 Example of Three DSI Receivers Connected by One-DSI Lane Sub-Links .....	26
187	Figure 13 Example of Two DSI Receivers Connected by Two-DSI Lane Sub-Links .....	27
188	Figure 14 Example of Four DSI Receivers Connected by Sub-Links of One DSI Lane Each.....	28
189	Figure 15 Conceptual Streams with a Two Sub-Link Distributor .....	29
190	Figure 16 Conceptual Streams with a Four Sub-Link Distributor .....	30
191	Figure 17 Example of Defined Lane Skew for a Two Sub-Link Configuration.....	31
192	Figure 18 Example Coordinates for Memory Updates Over Two DSI Sub-Links .....	32
193	Figure 19 HS Transmission Examples with EoTp Disabled .....	42
194	Figure 20 HS Transmission Examples with EoTp Enabled.....	42
195	Figure 21 Endian Example (Long Packet).....	43
196	Figure 22 Long Packet Structure .....	44
197	Figure 23 Short Packet Structure.....	45
198	Figure 24 Data Identifier Byte.....	45
199	Figure 25 Interleaved Data Stream Example with EoTp Disabled.....	46
200	Figure 26 Logical Channel Block Diagram (Receiver Case) .....	47
201	Figure 27 Frame Synchronized Transaction Timing and State Diagram.....	49
202	Figure 28 20-bit per Pixel – YCbCr 4:2:2 Format, Long Packet.....	56
203	Figure 29 24-bit per Pixel – YCbCr 4:2:2 Format, Long Packet.....	57
204	Figure 30 16-bit per Pixel – YCbCr 4:2:2 Format, Long Packet.....	58
205	Figure 31 30-bit per Pixel (Packed) – RGB Color Format, Long Packet .....	59
206	Figure 32 36-bit per Pixel (Packed) – RGB Color Format, Long Packet .....	60
207	Figure 33 12-bit per Pixel – YCbCr 4:2:0 Format (Odd Line), Long Packet .....	61
208	Figure 34 12-bit per Pixel – YCbCr 4:2:0 Format (Even Line), Long Packet.....	61
209	Figure 35 16-bit per Pixel – RGB Color Format, Long Packet .....	62



210	Figure 36 18-bit per Pixel (Packed) – RGB Color Format, Long Packet .....	63
211	Figure 37 18-bit per Pixel (Loosely Packed) – RGB Color Format, Long Packet .....	64
212	Figure 38 24-bit per Pixel – RGB Color Format, Long Packet .....	65
213	Figure 39 Compressed Pixel Stream Format, Long Packet .....	66
214	Figure 40 One Line Containing One Packet with Data from One or More Compressed Slices .....	66
215	Figure 41 One Line Containing More than One Compressed Pixel Stream Packet .....	67
216	Figure 42 Video Mode Interface Timing Legend.....	77
217	Figure 43 Video Mode Interface Timing: Non-Burst Transmission with Sync Start and End.....	77
218	Figure 44 Video Mode Interface Timing: Non-Burst Transmission with Sync Events.....	78
219	Figure 45 Video Mode Interface Timing: Burst Transmission.....	79
220	Figure 46 24-bit ECC Generation on TX side .....	87
221	Figure 47 24-bit ECC on RX Side Including Error Correction .....	88
222	Figure 48 Checksum Transmission .....	89
223	Figure 49 16-bit CRC Generation Using a Shift Register .....	89
224	Figure 50 CRC-16 Calculates Image-Based Checksum Options (A: Inverse Color Transformed Space,	
225	B: In Panel Pixels).....	90
226	Figure 51 LP High $\leftrightarrow$ LP Low Contention Case 1 .....	96
227	Figure 52 LP High $\leftrightarrow$ LP Low Contention Case 2.....	98
228	Figure 53 LP High $\leftrightarrow$ LP Low Contention Case 3.....	99
229	Figure 54 Video Mode Interface Timing: Non-Burst Transmission with Sync Start and End	
230	(Interlaced Video).....	102
231	Figure 55 Video Mode Interface Timing: Non-Burst Transmission with Sync Events (Interlaced Video).	103
232	Figure 56 PPS Update by Setting the Compression Mode Short Packet.....	107

233

**Tables**

234	Table 1 Sequence of Events to Resolve SoT Error (HS RX Side) .....	33
235	Table 2 Sequence of Events to Resolve SoT Sync Error (HS RX Side) .....	34
236	Table 3 Sequence of Events to Resolve EoT Sync Error (HS RX Side) .....	34
237	Table 4 Sequence of Events to Resolve Escape Mode Entry Command Error (RX Side) .....	35
238	Table 5 Sequence of Events to Resolve LP Transmission Sync Error (RX Side) .....	35
239	Table 6 Sequence of Events to Resolve False Control Error (RX Side).....	35
240	Table 7 Low-Level Protocol Error Detection and Reporting .....	36
241	Table 8 Required Timers and Timeout Summary .....	36
242	Table 9 Sequence of Events for HS RX Timeout (Peripheral initially HS RX).....	37
243	Table 10 Sequence of Events for HS TX Timeout (Host Processor initially HS TX).....	37
244	Table 11 Sequence of Events for LP TX-Peripheral Timeout (Peripheral initially LP TX).....	38
245	Table 12 Sequence of Events for Host Processor Wait Timeout (Peripheral initially TX) .....	38
246	Table 13 Sequence of Events for BTA Acknowledge Timeout (Peripheral initially TX).....	39
247	Table 14 Sequence of Events for BTA Acknowledge Timeout (Host Processor initially TX) .....	39
248	Table 15 Sequence of Events for Peripheral Reset Timeout .....	39
249	Table 16 Data Types for Processor-Sourced Packets .....	47
250	Table 17 Context Definitions for Vertical Sync Start Event Data 0 Payload .....	51
251	Table 18 3D Control Payload in Vertical Sync Start Event Data 1 Payload .....	51
252	Table 19 EoT Support for Host and Peripheral .....	52
253	Table 20 Compression Mode Parameters1 .....	67
254	Table 21 Error Report Bit Definitions .....	72
255	Table 22 Data Types for Peripheral-Sourced Packets .....	73
256	Table 23 Required Peripheral Timing Parameters.....	79
257	Table 24 Required Peripheral Parameters for Compression.....	82
258	Table 25 ECC Syndrome Association Matrix .....	84
259	Table 26 ECC Parity Generation Rules .....	84
260	Table 27 Display Resolutions.....	91
261	Table 28 LP High $\leftrightarrow$ LP Low Contention Case 1 .....	94
262	Table 29 LP High $\leftrightarrow$ LP Low Contention Case 2 .....	96
263	Table 30 LP High $\leftrightarrow$ LP Low Contention Case 3 .....	98
264	Table 31. DSC Required Parameters .....	104
265		

## Release History

Date	Release	Description
2006-04-19	v1.00a	Initial MIPI Alliance Board-approved release.
2008-02-21	v1.01.00	Major update including editorial updates and terminology corrections. Added Section 5.7 "System Power-up and Initialization", packets for EoT, Short Write, DCS Write, Generic Reads of different lengths, Generic Long Write, Color Mode Command, ECC requirement.
2010-06-28	v1.02.00	Minor update adding methods to carry 10-bit, 12-bit per component color content and clarifications for virtual channel usage by interlaced video, power-up initialization, updated reportable errors and included several editorial changes.
2012-04-06	v1.1	Board-approved Release. Added support for Stereoscopic Display Formats.
2014-06-08	v1.2	Board-approved Release. Added support for display stream compression and support for multiple DSI Link receiver synchronization.
2015-03-23	v1.3	Board-approved Release. Added support for Sub Links (Split Link), Deskew, and Checksum for Test Mode. Post-Adoption typo Corrections.

This page intentionally left blank.

## 267 **1 Overview**

268 The Display Serial Interface Specification defines protocols between a host processor and peripheral  
269 devices that adhere to MIPI Alliance specifications for mobile device interfaces. The DSI specification  
270 builds on existing specifications by adopting pixel formats and command set defined in [MIPI02],  
271 [MIPI03], and [MIPI01].

### 272 **1.1 Scope**

273 Interface protocols as well as a description of signal timing relationships are within the scope of this  
274 document.

275 Electrical specifications and physical specifications are out of scope for this document. In addition, legacy  
276 interfaces such as DPI-2 and DBI-2 are also out of scope for this document. Furthermore, device usage of  
277 auxiliary buses such as I<sup>2</sup>C or SPI, while not precluded by this specification, are also not within its scope.

### 278 **1.2 Purpose**

279 The Display Serial Interface specification defines a high-speed serial interface between a peripheral, such  
280 as an active-matrix display module, and a host processor in a mobile device. By standardizing this  
281 interface, components may be developed that provide higher performance, lower power, less EMI and  
282 fewer pins than current devices, while maintaining compatibility across products from multiple vendors.

## 283 **2 Terminology (informative)**

284 The MIPI Alliance has adopted Section 13.1 of the IEEE Standards Style Manual, which dictates use of the  
285 words “shall”, “should”, “may”, and “can” in the development of documentation, as follows:

286 The word *shall* is used to indicate mandatory requirements strictly to be followed in order  
287 to conform to the standard and from which no deviation is permitted (*shall* equals *is*  
288 *required to*).

289 The use of the word *must* is deprecated and shall not be used when stating mandatory  
290 requirements; *must* is used only to describe unavoidable situations.

291 The use of the word *will* is deprecated and shall not be used when stating mandatory  
292 requirements; *will* is only used in statements of fact.

293 The word *should* is used to indicate that among several possibilities one is recommended  
294 as particularly suitable, without mentioning or excluding others; or that a certain course  
295 of action is preferred but not necessarily required; or that (in the negative form) a certain  
296 course of action is deprecated but not prohibited (*should* equals *is recommended that*).

297 The word *may* is used to indicate a course of action permissible within the limits of the  
298 standard (*may* equals *is permitted*).

299 The word *can* is used for statements of possibility and capability, whether material,  
300 physical, or causal (*can* equals *is able to*).

301 All sections are normative, unless they are explicitly indicated to be informative.

302 Numbers are decimal unless otherwise indicated. Hexadecimal numbers have a “0x” prefix. Binary  
303 numbers are prefixed by “0b”.

### 304 **2.1 Definitions**

305 **Bitstream:** The sequence of data bytes resulting from the coding of image data. The bit stream does not  
306 contain a header or syntax markers.

307 **Codestream:** A sequence of data bytes composed of a bitstream and any header and syntax markers  
308 necessary for decoding. The codestream boundary usually coincides with a frame boundary, but does not  
309 need to do so.

310 **Command Queue:** A queue that contains one or more frame synchronized commands in each display  
311 driver in common within a display module.

312 **Forward Direction:** The signal direction is defined relative to the direction of the high-speed serial clock.  
313 Transmission from the side sending the clock to the side receiving the clock is the forward direction.

314 **Frame-based:** The data transfer mode that sends an entire left or right view followed by the corresponding  
315 right or left view, respectively.

316 **Frame Synchronized Command:** A command, data type transaction or register write that is synchronized  
317 across multiple DSI link instantiations that connect to different display drivers contained in one display  
318 module.

- 319 **Half duplex:** Bidirectional data transmission over a Lane allowing both transmission and reception but  
320 only in one direction at a time.
- 321 **HS Transmission:** Sending one or more packets in the forward direction in HS Mode. A HS Transmission  
322 is delimited before and after packet transmission by LP-11 states.
- 323 **Host Processor:** Hardware and software that provides the core functionality of a mobile device.
- 324 **Landscape/Portrait Orientation:** The orientation the display is viewed by a user.
- 325 **Lane:** Consists of two complementary Lane Modules communicating via two-line, point-to-point Lane  
326 Interconnects. A Lane can be used for either Data or Clock signal transmission.
- 327 **Lane Interconnect:** Two-line, point-to-point interconnect used for both differential high-speed signaling  
328 and low-power, single-ended signaling.
- 329 **Lane Module:** Module at each side of the Lane for driving and/or receiving signals on the Lane.
- 330 **Line-based:** The data transfer mode that sends an entire left or right line followed by the corresponding  
331 right or left line, respectively.
- 332 **Link:** A connection between two devices containing one Clock Lane and at least one Data Lane. A Link  
333 consists of two PHYs and two Lane Interconnects.
- 334 **LP Transmission:** Sending one or more packets in either direction in LP Mode or Escape Mode. A LP  
335 Transmission is delimited before and after packet transmission by LP-11 states.
- 336 **Packet:** A group of four or more bytes organized in a specified way to transfer data across the interface. All  
337 packets have a minimum specified set of components. The byte is the fundamental unit of data from which  
338 packets are made.
- 339 **Payload:** Application data only – with all Link synchronization, header, ECC and checksum and other  
340 protocol-related information removed. This is the “core” of transmissions between host processor and  
341 peripheral.
- 342 **PHY:** The set of Lane Modules on one side of a Link.
- 343 **PHY Configuration:** A set of Lanes that represent a possible Link. A PHY configuration consists of a  
344 minimum of two Lanes: one Clock Lane and one or more Data Lanes.
- 345 **Picture Parameter Set:** A number of bytes defined by the coding system to program coding-dependent  
346 parameters. The encoder and decoder shall have the same picture parameter set in order to create and  
347 interpret the codestream.
- 348 **Reverse Direction:** Reverse direction is the opposite of the forward direction. See the description for  
349 Forward Direction.
- 350 **Slice:** A set of compressed bits that represents a specified set of samples. The set of samples forms a  
351 rectangle in the horizontal and vertical dimensions. This set of bits is independently decodable. Decoding  
352 of any one slice does not depend on the availability of another slice or on the decoded result of another  
353 slice.
- 354 **Stereoscopic Image:** A pair of offset images of a scene (views) that renders content to both the left eye and  
355 right eye to produce the perception of depth.

356 **Transmission:** Refers to either HS or LP Transmission. See the HS Transmission and LP Transmission  
 357 definitions for descriptions of the different transmission modes.

358 **Virtual Channel:** Multiple independent data streams for up to four peripherals are supported by this  
 359 specification. The data stream for each peripheral is a *Virtual Channel*. These data streams may be  
 360 interleaved and sent as sequential packets, with each packet dedicated to a particular peripheral or channel.  
 361 Packet protocol includes information that directs each packet to its intended peripheral.

362 **Word Count:** Number of bytes within the payload.

## 363 **2.2 Abbreviations**

364 e.g. For example (Latin: *exempli gratia*)

365 i.e. That is (Latin: *id est*)

## 366 **2.3 Acronyms**

367 AIP Application Independent Protocol

368 AM Active matrix (display technology)

369 ASP Application Specific Protocol

370 BLLP Blanking or Low Power interval

371 BPP Bits Per Pixel

372 BTA Bus Turn-Around

373 CBR Constant Bit Rate

374 CSI Camera Serial Interface

375 DBI Display Bus Interface

376 DI Data Identifier

377 DMA Direct Memory Access

378 DPI Display Pixel Interface

379 DSC Display Stream Compression; also used in context with the Display Stream Compression  
 380 (DSC) Standard, [*VESA01*]

381 DSI Display Serial Interface

382 DT Data Type

383 ECC Error-Correcting Code

384 EMI Electro Magnetic interference

385 EoTp End of Transmission Packet



386	ESD	Electrostatic Discharge
387	FSC	Frame Synchronized Command or Commands
388	Fps	Frames per second
389	HBP	Horizontal Back Porch
390	HFP	Horizontal Front Porch
391	HS	High Speed
392	HSA	Horizontal Sync Active
393	HSE	Horizontal Sync End
394	HSS	Horizontal Sync Start
395	ISTO	Industry Standards and Technology Organization
396	LP	Low Power
397	LPS	Low Power State (state of serial data line when not transferring high-speed serial data)
398	LSB	Least Significant Bit
399	Mbps	Megabits per second
400	MSB	Most Significant Bit
401	PF	Packet Footer
402	PH	Packet Header
403	PHY	Physical Layer
404	PPI	PHY-Protocol Interface
405	PPS	Picture Parameter Set
406	QCIF	Quarter-size CIF (resolution 176x144 pixels or 144x176 pixels)
407	QVGA	Quarter-size Video Graphics Array (resolution 320x240 pixels or 240x320 pixels)
408	RGB	Color presentation (Red, Green, Blue)
409	SLVS	Scalable Low Voltage Signaling
410	SoT	Start of Transmission
411	SVGA	Super Video Graphics Array (resolution 800x600 pixels or 600x800 pixels)
412	ULPS	Ultra-low Power State
413	VBR	Variable Bit Rate

414	VLC	Variable Length Coding
415	VGA	Video Graphics Array (resolution 640x480 pixels or 480x640 pixels)
416	VSA	Vertical Sync Active
417	VSE	Vertical Sync End
418	VSS	Vertical Sync Start
419	WC	Word Count
420	WVGA	Wide VGA (resolution 800x480 pixels or 480x800 pixels)

### 421 3 References

- 422 [MIPI01] *MIPI Alliance Specification for Display Command Set*, version 1.3, MIPI Alliance, Inc.,  
423 In Press. (Informative)
- 424 [MIPI02] *MIPI Alliance Standard for Display Bus Interface (DBI-2)*, version 2.00, MIPI Alliance,  
425 Inc., 29 November 2005. (Informative)
- 426 [MIPI03] *MIPI Alliance Standard for Display Pixel Interface (DPI-2)*, version 2.00, MIPI Alliance,  
427 Inc., 15 September 2005. (Informative)
- 428 [MIPI04] *MIPI Alliance Specification for D-PHY*, version 1.2, MIPI Alliance, Inc., 10 September  
429 2014.
- 430 [MIPI05] *MIPI Alliance Specification for Stereoscopic Display Formats (SDF)*, version 1.0,  
431 MIPI Alliance, Inc., 14 March 2012. (Informative)
- 432 [CEA01] CEA-861-E, *A DTV Profile for Uncompressed High Speed Digital Interfaces*,  
433 <[http://www.ce.org/Standards/browseByCommittee\\_2641.asp](http://www.ce.org/Standards/browseByCommittee_2641.asp)>, Consumer Electronics  
434 Association, March 2008. (Informative)
- 435 [ITU01] BT.601-6, *Studio encoding parameters of digital television for standard 4:3 and wide  
436 screen 16:9 aspect ratios*, <<http://www.itu.int/rec/R-REC-BT.601-6-200701-I/en>>,  
437 International Telecommunications Union, 23 February 2007. (Informative)
- 438 [ITU02] BT.709-5, *Parameter values for the HDTV standards for production and international  
439 programme exchange*, <<http://www.itu.int/rec/R-REC-BT.709-5-200204-I/en>>,  
440 International Telecommunications Union, 27 August 2009. (Informative)
- 441 [ITU03] BT.656-5, *Interface for digital component video signals in 525-line and 625-line  
442 television systems operating at the 4:2:2 level of Recommendation ITU-R BT.601*,  
443 <<http://www.itu.int/rec/R-REC-BT.656-5-200712-I/en>>, International  
444 Telecommunications Union, 1 January 2008. (Informative)
- 445 [SMPT01] EG 36-2000, *Transformations Between Television Component Color Signals*, Society for  
446 Motion Picture and Television Engineers, 23 March 2000. (Informative)
- 447 [VESA01] *Display Stream Compression Standard*, v 1.1. Published by VESA [www.vesa.org](http://www.vesa.org),  
448 In Press, 2014.

449 Much of DSI is based on existing MIPI Alliance Specifications as well as several MIPI Alliance  
450 specifications in simultaneous development. In the Application Layer, DSI duplicates pixel formats used in  
451 [MIPI03] when it is in *Video Mode* operation. For display modules with a display controller and frame  
452 buffer, DSI shares a common command set with [MIPI02]. The command set is documented in [MIPI01].

#### 453 3.1 Display Bus Interface Standard for Parallel Signaling (DBI-2)

454 DBI-2 is a MIPI Alliance standard for parallel interfaces to display modules having display controllers and  
455 frame buffers. For systems based on these standards, the host processor loads images to the on-panel frame  
456 buffer through the display processor. Once loaded, the display controller manages all display refresh  
457 functions on the display module without further intervention from the host processor. Image updates  
458 require the host processor to write new data into the frame buffer.

459 DBI-2 specifies a parallel interface where data can be sent to the peripheral over an 8-, 9- or 16-bit-wide  
460 data bus, with additional control signals. DBI-2 supports a 1-bit data bus interface mode as well.

461 The DSI specification supports a Command Mode of operation. Like the parallel DBI, a DSI-compliant  
462 interface sends commands and parameters to the display. However, all information in DSI is first serialized  
463 before transmission to the display module. At the display, serial information is transformed back to parallel  
464 data and control signals for the on-panel display controller. Similarly, the display module can return status  
465 information and requested memory data to the host processor, using the same serial data path.

### 466 **3.2 Display Pixel Interface Standard for Parallel Signaling (DPI-2)**

467 DPI-2 is a MIPI Alliance standard for parallel interfaces to display modules without on-panel display  
468 controller or frame buffer. These display modules rely on a steady flow of pixel data from host processor to  
469 the display, to maintain an image without flicker or other visual artifacts. MIPI Alliance standards  
470 document several pixel formats for *Active Matrix* (AM) display modules.

471 Like DBI-2, DPI-2 is a MIPI Alliance standard for parallel interfaces. The data path may be 16-, 18-, or 24-  
472 bits wide, depending on pixel format(s) supported by the display module. This document refers to DPI  
473 mode of operation as Video Mode.

474 Some display modules that use Video Mode in normal operation also make use of a simplified form of  
475 Command Mode, when in low-power state. These display modules can shut down the streaming video  
476 interface and continue to refresh the screen from a small local frame buffer, at reduced resolution and pixel  
477 depth. The local frame buffer shall be loaded, prior to interface shutdown, with image content to be  
478 displayed when in low-power operation. These display modules can switch mode in response to power-  
479 control commands.

### 480 **3.3 MIPI Alliance Specification for Display Command Set (DCS)**

481 DCS is a MIPI Alliance specification for the command set used by DSI and DBI-2 standards. Commands  
482 are sent from the host processor to the display module. On the display module, a display controller receives  
483 and interprets commands, then takes appropriate action. Commands fall into four broad categories: read  
484 register, write register, read memory and write memory. A command may be accompanied by multiple  
485 parameters.

### 486 **3.4 MIPI Alliance Standard for Camera Serial Interface 2 (CSI-2)**

487 CSI-2 is a MIPI Alliance standard for serial interface between a camera module and host processor. It is  
488 based on the same physical layer technology and low-level protocols as DSI. Some significant differences  
489 between DSI and CSI-2 are:

- 490 • CSI-2 uses unidirectional high-speed Link, whereas DSI is half-duplex bidirectional Link
- 491 • CSI-2 makes use of a secondary channel, based on I<sup>2</sup>C, for control and status functions

492 CSI-2 data direction is from peripheral (Camera Module) to host processor, while DSI's primary data  
493 direction is from host processor to peripheral (Display Module).

### 494 **3.5 MIPI Alliance Specification for D-PHY (D-PHY)**

495 [MIPI04] provides the physical layer definition for DSI. The functionality specified by the D-PHY  
496 specification covers all electrical and timing aspects, as well as low-level protocols, signaling, and message  
497 transmissions in various operating modes.

498 **3.6 MIPI Alliance Specification for Stereoscopic Display Formats (SDF)**

499 [MIPI05] defines methods to transmit stereoscopic image data between a mobile device host processor and  
500 a display peripheral, usually over a high-speed serial link. The nature of mobile devices and how these  
501 devices are used lead to various parameters and design options available for a stereoscopic display.


502 DSI requires the image formats described in [MIPI05] when transmitting stereoscopic image data.

## 503 4 DSI Introduction

504 DSI specifies the interface between a host processor and a peripheral such as a display module. It builds on  
 505 existing MIPI Alliance specifications by adopting pixel formats and command set specified in DPI-2, DBI-  
 506 2 and DCS standards.

507 Figure 1 shows a simplified DSI interface. From a conceptual viewpoint, a DSI-compliant interface  
 508 performs the same functions as interfaces based on DBI-2 and DPI-2 standards or similar parallel display  
 509 interfaces. It sends pixels or commands to the peripheral, and can read back status or pixel information  
 510 from the peripheral. The main difference is that DSI serializes all pixel data, commands, and events that, in  
 511 traditional or legacy interfaces, are normally conveyed to and from the peripheral on a parallel data bus  
 512 with additional control signals.


513 From a system or software point of view, the serialization and deserialization operations should be  
 514 transparent. The most visible, and unavoidable, consequence of transformation to serial data and back to  
 515 parallel is increased latency for transactions that require a response from the peripheral. For example,  
 516 reading a pixel from the frame buffer on a display module has a higher latency using DSI than DBI.  
 517 Another fundamental difference is the host processor's inability during a read transaction to throttle the  
 518 rate, or size, of returned data.



519

520

**Figure 1 DSI Transmitter and Receiver Interface**

521 **4.1 DSI Layer Definitions**

522

523

**Figure 2 DSI Layers**

524 A conceptual view of DSI organizes the interface into several functional layers. A description of the layers  
 525 follows and is also shown in Figure 2.

526 **PHY Layer:** The *PHY Layer* specifies transmission medium (electrical conductors), the input/output  
 527 circuitry and the clocking mechanism that captures “ones” and “zeroes” from the serial bit stream. This part  
 528 of the specification documents the characteristics of the transmission medium, electrical parameters for  
 529 signaling and the timing relationship between clock and Data Lanes.

530 The mechanism for signaling Start of Transmission (SoT) and End of Transmission (EoT) is specified, as  
 531 well as other “out of band” information that can be conveyed between transmitting and receiving PHYs.  
 532 Bit-level and byte-level synchronization mechanisms are included as part of the PHY. Note that the  
 533 electrical basis for DSI (SLVS) has two distinct modes of operation, each with its own set of electrical  
 534 parameters.

535 The PHY layer is described in [MIPI04].

536 **Lane Management Layer:** DSI is Lane-scalable for increased performance. The number of data signals  
 537 may be 1, 2, 3, or 4 depending on the bandwidth requirements of the application. The transmitter side of the  
 538 interface distributes the outgoing data stream to one or more Lanes (“distributor” function). On the  
 539 receiving end, the interface collects bytes from the Lanes and merges them together into a recombined data  
 540 stream that restores the original stream sequence (“merger” function).

541 **Protocol Layer:** At the lowest level, DSI protocol specifies the sequence and value of bits and bytes  
542 traversing the interface. It specifies how bytes are organized into defined groups called packets. The  
543 protocol defines required headers for each packet, and how header information is generated and interpreted.  
544 The transmitting side of the interface appends header and error-checking information to data being  
545 transmitted. On the receiving side, the header is stripped off and interpreted by corresponding logic in the  
546 receiver. Error-checking information may be used to test the integrity of incoming data. DSI protocol also  
547 documents how packets may be tagged for interleaving multiple command or data streams to separate  
548 destinations using a single DSI.

549 **Application Layer:** This layer describes higher-level encoding and interpretation of data contained in the  
550 data stream. Depending on the display subsystem architecture, it may consist of pixels or coded bitstreams  
551 having a prescribed format, or of commands that are interpreted by the display controller inside a display  
552 module. The DSI specification describes the mapping of pixel values, bitstreams, commands and command  
553 parameters to bytes in the packet assembly. See [MIPI01].

## 554 **4.2 Command and Video Modes**

555 DSI-compliant peripherals support either of two basic modes of operation: Command Mode and Video  
556 Mode. Which mode is used depends on the architecture and capabilities of the peripheral. The mode  
557 definitions reflect the primary intended use of DSI for display interconnect, but are not intended to restrict  
558 DSI from operating in other applications.

559 Typically, a peripheral is capable of Command Mode operation or Video Mode operation. Some Video  
560 Mode display modules also include a simplified form of Command Mode operation in which the display  
561 module may refresh its screen from a reduced-size, or partial compressed or partial uncompressed frame  
562 buffer, and the interface (DSI) to the host processor may be shut down to reduce power consumption.

### 563 **4.2.1 Command Mode**

564 Command Mode refers to operation in which transactions primarily take the form of sending commands  
565 and data to a peripheral, such as a display module, that incorporates a display controller. The display  
566 controller may include local registers and a compressed or an uncompressed frame buffer. Systems using  
567 Command Mode write to, and read from, the registers and frame buffer memory. The host processor  
568 indirectly controls activity at the peripheral by sending commands, parameters and data to the display  
569 controller. The host processor can also read display module status information or the contents of the frame  
570 memory. Command Mode operation requires a bidirectional interface.

### 571 **4.2.2 Video Mode Operation**

572 Video Mode refers to operation in which transfers from the host processor to the peripheral take the form of  
573 a real-time pixel stream. In normal operation, the display module relies on the host processor to provide  
574 image data at sufficient bandwidth to avoid flicker or other visible artifacts in the displayed image. Video  
575 information should only be transmitted using High Speed Mode.

576 Some Video Mode architectures may include a simple timing controller and partial frame buffer, used to  
577 maintain a partial-screen or lower-resolution image in standby or Low Power Mode. This permits the  
578 interface to be shut down to reduce power consumption.

579 To reduce complexity and cost, systems that only operate in Video Mode may use a unidirectional data  
580 path.

### 581 **4.2.3 Virtual Channel Capability**

582 While this specification only addresses the connection of a host processor to a single peripheral, DSI  
583 incorporates a virtual channel capability for communication between a host processor and multiple,



584 physical display modules. . A bridge device may create multiple, separate connections to display modules  
585 or other devices or a display module or device may support multiple virtual channels. Display modules are  
586 completely independent, may operate simultaneously, and may be of different display architecture types,  
587 limited only by the total bandwidth available over the shared DSI Link. The details of connecting multiple  
588 peripherals to a single Link are beyond the scope of this document.

589 Since interface bandwidth is shared between peripherals, there are constraints that limit the physical extent  
590 and performance of multiple-peripheral systems.


591 The DSI protocol permits up to four virtual channels, enabling traffic for multiple peripherals to share a  
592 common DSI Link. For example, in some high-resolution display designs, multiple physical drivers serve  
593 different areas of a common display panel. Each driver is integrated with its own display controller that  
594 connects to the host processor through DSI. Using virtual channels, the display controller directs data to the  
595 individual drivers, eliminating the need for multiple interfaces or complex multiplexing schemes. Virtual  
596 channels may also be employed by devices where one channel is a bidirectional Command Mode channel  
597 and the second channel is a Video Mode unidirectional channel. Virtual channels may be employed by a  
598 display module or a DSI bridge device receiving interlaced video from the host-processor, where one  
599 channel is corresponding to the first field and another channel is the second field of an interlaced video  
600 frame. The DSI specification makes no requirements on the specific value assigned to each virtual channel  
601 used to designate interlaced fields, For clarity, the first interlaced video field may be assigned as  $DI[7:6] =$   
602  $0b00$  and the second interlaced video field may be assigned  $DI[7:6] = 0b01$ .

## 603 5 DSI Physical Layer

604 This section provides a brief overview of the physical layer used in DSI. See [MIPI04] for more details.

605 Information is transferred between host processor and peripheral using one or more serial data signals and  
 606 accompanying serial clock. The action of sending high-speed serial data across the bus is called a *HS*  
 607 *transmission* or *burst*.

608 Between transmissions, the differential data signal or Lane goes to a low-power state (LPS). Interfaces  
 609 should be in LPS when they are not actively transmitting or receiving high-speed data. Figure 3 shows the  
 610 basic structure of a HS transmission.  $N$  is the total number of bytes sent in the transmission.



611

612 **Figure 3 Basic HS Transmission Structure**

613 D-PHY low-level protocol specifies a minimum data unit of one byte, and a transmission contains an  
 614 integer number of bytes.

### 615 5.1 Data Flow Control

616 There is no handshake between the Protocol and PHY layers that permit the Protocol layer to throttle data  
 617 transfer to, or from, the PHY layer once transmission is underway. Packets shall be sent and received in  
 618 their entirety and without interruption. The Protocol layer and data buffering on both ends of the Link shall  
 619 always have bandwidth equal to, or greater than, PHY layer circuitry. A practical consequence is that the  
 620 system implementer should ensure that receivers have bandwidth capability that is equal to, or greater than,  
 621 that of the transmitter.

### 622 5.2 Bidirectionality and Low Power Signaling Policy

623 The physical layer for a DSI implementation is composed of one to four Data Lanes and one Clock Lane. In  
 624 a Command Mode system, Data Lane 0 shall be bidirectional; additional Data Lanes shall be unidirectional.  
 625 In a Video Mode system, Data Lane 0 may be bidirectional or unidirectional; additional Data Lanes shall be  
 626 unidirectional. See Section 5.3 and Section 5.4 for details.

627 For both interface types, the Clock Lane shall be driven by the host processor only, never by the peripheral.

628 Forward direction Low Power transmissions shall use Data Lane 0 only. Reverse direction transmissions on  
 629 Data Lane 0 shall use Low Power Mode only. The peripheral shall be capable of receiving any transmission  
 630 in Low Power or High Speed Mode. Note that transmission bandwidth is substantially reduced when  
 631 transmitting in LP mode.

632 For bidirectional Lanes, data shall be transmitted in the peripheral-to-processor, or reverse, direction using  
 633 Low-Power (LP) Mode only. See [MIPI04] for details on the different modes of transmission.

634 The interface between PHY and Protocol layers has several signals controlling bus direction. When a host  
 635 transmitter requires a response from a peripheral, e.g. returning READ data or status information, it asserts

636 TurnRequest to its PHY during the last packet of the transmission. This tells the PHY layer to assert the  
637 Bus Turn-Around (BTA) command following the EoT sequence.

638 When a peripheral receives the Bus Turn-Around command, its PHY layer asserts TurnRequest as an input  
639 to the Protocol layer. This tells the receiving Protocol layer that it shall prepare to send a response to the  
640 host processor. Normally, the packet just received tells the Protocol layer what information to send once the  
641 bus is available for transmitting to the host processor.

642 After transmitting its response, the peripheral similarly hands bus control back to the host processor using a  
643 TurnRequest to its own PHY layer.

### 644 **5.3 Command Mode Interfaces**

645 The minimum physical layer requirement for a DSI host processor operating in Command Mode is:

- 646 • Data Lane Module: CIL-MFAA (HS-TX, LP-TX, LP-RX, and LP-CD)
- 647 • Clock Lane Module: CIL-MCNN (HS-TX, LP-TX)

648 The minimum physical layer requirement for a DSI peripheral operating in Command Mode is:

- 649 • Data Lane Module: CIL-SFAA (HS-RX, LP-RX, LP-TX, and LP-CD)
- 650 • Clock Lane Module: CIL-SCNN (HS-RX, LP-RX)

651 A Bidirectional Link shall support reverse-direction Escape Mode for Data Lane 0 to support LPDT for  
652 read data as well as ACK and TE Trigger Messages issued by the peripheral. In the forward direction, Data  
653 Lane 0 shall support LPDT as described in [MIPI04]. All Trigger messages shall be communicated across  
654 Data Lane 0.

### 655 **5.4 Video Mode Interfaces**

656 The minimum physical layer requirement for a DSI transmitter operating in Video Mode is:

- 657 • Data Lane Module: CIL-MFAN (HS-TX, LP-TX)
- 658 • Clock Lane Module: CIL-MCNN (HS-TX, LP-TX)

659 The minimum physical layer requirement for a DSI receiver operating in Video Mode is:

- 660 • Data Lane Module: CIL-SFAN (HS-RX, LP-RX)
- 661 • Clock Lane Module: CIL-SCNN (HS-RX, LP-RX)

662 In the forward direction, Data Lane 0 shall support LPDT as described in [MIPI04]. All Trigger messages  
663 shall be communicated across Data Lane 0.

### 664 **5.5 Bidirectional Control Mechanism**

665 Turning the bus around is controlled by a token-passing mechanism: the host processor sends a Bus Turn-  
666 Around (BTA) request, which conveys to the peripheral its intention to release, or stop driving, the data  
667 path after which the peripheral can transmit one or more packets back to the host processor. When it is  
668 finished, the peripheral shall return control of the bus back to the host processor. Bus Turn-Around is  
669 signaled using an Escape Mode mechanism provided by PHY-level protocol.

670 In bidirectional systems, there is a remote chance of erroneous behavior due to EMI that could result in bus  
671 contention. Mechanisms are provided in this specification for recovering from any bus contention event  
672 without forcing “hard reset” of the entire system.

## 673 5.6 Clock Management

674 DSI Clock is a signal from the host processor to the peripheral. In some systems, it may serve multiple  
675 functions:

676 **DSI Bit Clock:** Across the Link, DSI Clock is used as the source-synchronous bit clock for capturing serial  
677 data bits in the receiver PHY. This clock shall be active while data is being transferred.

678 **Byte Clock:** Divided down, DSI Clock is used to generate a byte clock at the conceptual interface between  
679 the Protocol and Application layers. During HS transmission, each byte of data is accompanied by a byte  
680 clock. Like the DSI Bit Clock, the byte clock shall be active while data is being transferred. At the Protocol  
681 layer to Application layer interface, all actions are synchronized to the byte clock.

682 **Application Clock(s):** Divided-down versions of DSI Bit Clock may be used for other clocked functions at  
683 the peripheral. These “application clocks” may need to run at times when no serial data is being transferred,  
684 or they may need to run constantly (continuous clock) to support active circuitry at the peripheral. Details  
685 of how such additional clocks are generated and used are beyond the scope of this document.

686 For continuous clock behavior, the Clock Lane remains in high-speed mode generating active clock signals  
687 between HS data packet transmissions. For non-continuous clock behavior, the Clock Lane enters the LP-  
688 11 state between HS data packet transmissions.

### 689 5.6.1 Clock Requirements

690 All DSI transmitters and receivers shall support continuous clock behavior on the Clock Lane, and  
691 optionally may support non-continuous clock behavior. A DSI host processor shall support continuous  
692 clock for systems that require it, as well as having the capability of shutting down the serial clock to reduce  
693 power.

694 The physical layer [MIPI04] contains the ability to de-skew clock-to-lane timing. Physical layer de-  
695 skewing shall be performed in a manner that does not interfere with any display data, as follows:

- 696 1. Initial de-skew shall be completed prior to the transmission of DSI packets.
- 697 2. Periodic de-skew shall support continuous clock mode operation.
- 698 3. Periodic de-skew shall be contained within any one video mode line, and shall meet these additional  
699 requirements to support video mode timing defined in Section 8.1:
  - 700 • Periodic de-skew shall occur in a video back porch line or a video mode front porch line
  - 701 • Periodic de-skew shall not overlap any timing characters in the line, HSA, HSS, HSE, VSS, and  
702 VSE.
- 703 4. The DSI Transmitter shall not initiate a de-skew operation during the time between when the DSI  
704 Transmitter has asserted a TurnRequest and when the host has regained bus control.

705 In addition, a de-skew operation should not overlap an out-of-band TE event from the DSI receiver, and a  
706 de-skew operation should not be initiated until triggered by a TE event, either in-band or out-of-band.

707 Note that the host processor controls the desired mode of clock operation. Host protocol and applications  
708 control Clock Lane operating mode (High Speed or Low Power mode). System designers are responsible  
709 for understanding the clock requirements for peripherals attached to DSI and controlling clock behavior in  
710 accordance with those requirements.

711 Note that in Low Power signaling mode, LP clock is functionally embedded in the data signals. When LP  
 712 data transmission ends, the clock effectively stops and subsequent LP clocks are not available to the  
 713 peripheral. The peripheral shall not require additional bits, bytes, or packets from the host processor in  
 714 order to complete processing or pipeline movement of received data in LP mode transmissions. There are a  
 715 variety of ways to meet this requirement. For example, the peripheral may generate its own clock or it may  
 716 require the host processor to keep the HS serial clock running.

717 The handshake process for BTA allows only limited mismatch of Escape Mode clock frequencies between  
 718 a host processor and a peripheral. The Escape Mode frequency ratio between host processor and peripheral  
 719 shall not exceed 3:2. The host processor is responsible for controlling its own clock frequency to match the  
 720 peripheral. The host processor LP clock frequency shall be in the range of 67% to 150% of peripheral LP  
 721 clock frequency. Therefore, the peripheral implementer shall specify a peripheral's nominal LP clock  
 722 frequency and the guaranteed accuracy.

## 723 **5.6.2 Clock Power and Timing**

724 Additional timing requirements in [MIPI04] specify the timing relationship between the power state of data  
 725 signal(s) and the power state of the clock signal. It is the responsibility of the host processor to observe this  
 726 timing relationship. If the DSI Clock runs continuously, these timing requirements do not apply.

## 727 **5.7 System Power-Up and Initialization**

728 System power-up is a multi-state process that depends not only on initialization of the master (host  
 729 processor) and slave (peripheral) devices, but also possibly on internal delays within the slave device. This  
 730 section specifies the parameters necessary for operation, and makes several recommendations to help  
 731 ensure the system power-up process is robust.


732 After power-up, the host processor shall observe an initialization period,  $T_{INIT}$ , during which it shall drive a  
 733 sustained TX-Stop state (LP-11) on all Lanes of the Link. See [MIPI04] for descriptions of  $T_{INIT}$  and the  
 734 TX-Stop state.

735 Peripherals shall power up in the RX-Stop state and monitor the Link to determine if the host processor has  
 736 asserted a TX-Stop state for at least the  $T_{INIT}$  period. The peripheral shall ignore all Link states prior to  
 737 detection of a  $T_{INIT}$  event. The peripheral shall be ready to accept bus transactions immediately following  
 738 the end of the  $T_{INIT}$  period.

739 Detecting the  $T_{INIT}$  event requires some minimal timing capability on the peripheral. However, accuracy is  
 740 not critical as long as a  $T_{INIT}$  event can be reliably detected; an R-C timer with  $\pm 30\%$  accuracy is acceptable  
 741 in most cases.

742 If the peripheral requires a longer period after power-up than the  $T_{INIT}$  period driven by the host processor,  
 743 this requirement shall be declared in peripheral product information or data sheets. The host processor shall  
 744 observe the required additional time after peripheral power-up.

745 Figure 4 illustrates an example power-up sequence for a DSI display module. In the figure, a power-on  
 746 reset (POR) mechanism is assumed for initialization. Internally within the display module, de-assertion of  
 747 POR could happen after both I/O and core voltages are stable. The worst case  $t_{POR}$  parameter can be defined  
 748 by the display module data sheet.  $t_{INIT\_SLAVE}$  represents the minimum initialization period ( $T_{INIT}$ ) defined in  
 749 [MIPI04] for a host driving LP-11 to the display. This interval starts immediately after the  $t_{POR}$  period. The  
 750 peripheral might need an additional  $t_{INTERNAL\_DELAY}$  time to reach a functional state after power-up. In this  
 751 case,  $t_{INTERNAL\_DELAY}$  should also be defined in the display module data sheet. In this example, the host's  
 752  $t_{INIT\_MASTER}$  parameter is programmed for driving LP-11 for a period longer than the sum of  $t_{INIT\_SLAVE}$  and  
 753  $t_{INTERNAL\_DELAY}$ . The display module ignores all Lane activities during this time.



754

755


**Figure 4 Peripheral Power-Up Sequencing Example**

756 **6 Multi-Lane Distribution and Merging**

757 DSI is a Lane-scalable interface. Applications requiring more bandwidth than that provided by one Data  
 758 Lane may expand the data path to two, three, or four Lanes wide and obtain approximately linear increases  
 759 in peak bus bandwidth. This document explicitly defines the mapping between application data and the  
 760 serial bit stream to ensure compatibility between host processors and peripherals that make use of multiple  
 761 Lanes.

762 Multi-Lane implementations shall use a single common clock signal, shared by all Data Lanes.


763 Conceptually, between the PHY and higher functional blocks is a layer that enables multi-Lane operation.  
 764 In the transmitter, shown in Figure 5, this layer distributes a sequence of packet bytes across N Lanes,  
 765 where each Lane is an independent block of logic and interface circuitry. In the receiver, shown in Figure 6,  
 766 the layer collects incoming bytes from N Lanes and consolidates the bytes into complete packets to pass  
 767 into the following packet decomposer.



768

769

**Figure 5 Lane Distributor Conceptual Overview**



770  
771 **Figure 6 Lane Merger Conceptual Overview**


772 The Lane Distributor takes a HS transmission of arbitrary byte length, buffers N bytes, where N is the  
773 number of Lanes implemented in the interface, and sends groups of N bytes in parallel across the N Lanes.  
774 Before sending data, all Lanes perform the SoT sequence in parallel to indicate to their corresponding  
775 receiving units that the first byte of a packet is beginning. After SoT, the Lanes send groups of N bytes  
776 from the first packet in parallel, following a round-robin process. For example, with a two Lane system,  
777 byte 0 of the packet goes to Lane 0, byte 1 goes to Lane 1, byte 2 to Lane 0, byte 3 to Lane 1 and so on.

## 778 6.1 Multi-Lane Interoperability and Lane-number Mismatch

779 The number of Lanes used shall be a static parameter. It shall be fixed at the time of system design or initial  
780 configuration and may not change dynamically. Typically, the peripheral's bandwidth requirement and its  
781 corresponding Lane configuration establishes the number of Lanes used in a system.

782 The host processor shall be configured to support the same number of Lanes required by the peripheral.  
783 Specifically, a host processor with N-Lane capability ( $N > 1$ ) shall be capable of operation using fewer  
784 Lanes, to ensure interoperability with peripherals having M Lanes, where  $N > M$ .





785

786

**Figure 7 Four-Lane Transmitter with Two-Lane Receiver Example**

### 787 6.1.1 Clock Considerations with Multi-Lane

788 At EoT, the Protocol layer shall base its control of the common DSI Clock signal on the timing  
 789 requirements for the last active Lane Module. If the Protocol layer puts the DSI Clock into LPS between  
 790 HS transmissions to save power, it shall respect the timing requirement for DSI Clock relative to all serial  
 791 data signals during the EoT sequence.

792 Prior to SoT, timing requirements for DSI Clock startup relative to all serial data signals shall similarly be  
 793 respected.

### 794 6.1.2 Bidirectionality and Multi-Lane Capability

795 Peripherals typically do not have substantial bandwidth requirements for returning data to the host  
 796 processor. To keep designs simple and improve interoperability, all DSI-compliant systems shall only use  
 797 Lane 0 in LP Mode for returning data from a peripheral to the host processor.

### 798 6.1.3 SoT and EoT in Multi-Lane Configurations


799 Since a HS transmission is composed of an arbitrary number of bytes that may not be an integer multiple of  
 800 the number of Lanes, some Lanes may run out of data before others. Therefore, the Lane Management  
 801 layer, as it buffers up the final set of less-than-N bytes, de-asserts its “valid data” signal into all Lanes for  
 802 which there is no further data.

803 Although all Lanes start simultaneously with parallel SoTs, each Lane operates independently and may  
 804 complete the HS transmission before the other Lanes, sending an EoT one cycle (byte) earlier.


805 The N PHYs on the receiving end of the Link collect bytes in parallel and feed them into the Lane  
 806 Management layer. The Lane Management layer reconstructs the original sequence of bytes in the  
 807 transmission.

808 Figure 8 and Figure 9 illustrate a variety of ways a HS transmission can terminate for different number of  
 809 Lanes and packet lengths.

Number of Bytes, N, transmitted is an integer multiple of the number of lanes:



Number of Bytes, N, transmitted is NOT an integer multiple of the number of lanes:



**KEY:**

LPS – Low Power State      SoT – Start of Transmission      EoT – End of Transmission


810

811


812

**Figure 8 Two Lane HS Transmission Example**


Number of Bytes, N, transmitted is an integer multiple of the number of lanes:



Number of Bytes, N, transmitted is NOT an integer multiple of the number of lanes (Example 1):



Number of Bytes, N, transmitted is NOT an integer multiple of the number of lanes (Example 2):



KEY:

LPS – Low Power State

SoT – Start of Transmission

EoT – End of Transmission

813


814

Figure 9 Three Lane HS Transmission Example

## 815 6.2 Multi-DSI Receiver Configuration with DSI Sub-Links

### 816 6.2.1 Architecture for a Multi-DSI Receiver Configuration

817 This specification optionally supports a DSI Transmitter that connects to two, three or four DSI Receivers  
 818 by splitting the DSI Link (split link) with DSI Sub-Links. This configuration option allows one DSI  
 819 Transmitter to split into two, three or four Sub-Links that share a common logical clock. Using a common  
 820 logical clock usually minimizes skew between separate Sub-Links and one DSI Transmitter and increases  
 821 the number of DSI Link connections supported by one DSI Transmitter. Splitting DSI Links increases the  
 822 number of DSI Receivers connected to one DSI Transmitter in an application processor. As panel  
 823 resolutions increase, multiple DSI Links are needed in order to route display streams to separate parts of the  
 824 panel without adding separate DSI Links. Unlike Section 4, Figure 1 where there is a one-to-one  
 825 association between a DSI Transmitter and a DSI Receiver, the multi-receiver configuration is typically  
 826 used to connect one DSI Transmitter to one display panel and the panel module contains multiple DSI  
 827 Receivers that route display data to separate portions of the panel for fan out reasons. Implementers can  
 828 support such a panel either with multiple, separate DSI Links in the Transmitter or more flexibly with one  
 829 DSI Transmitter block that can create DSI Sub-links.



830

831


**Figure 10 Image Rendered by a Panel Transported by Two DSI Sub-Links**

832 The multi-receiver configurations are illustrated in Figures 10, 11, 12 and 13.

833 DSI Transmitter configurations that allow a DSI Link to split into Sub-Links shall require the same  
 834 supported functions as required by this specification for a DSI Link. If a DSI Link can be split, the Sub-  
 835 Links shall carry symmetrical, evenly divided payloads. That is, each Sub-Link carries equal data to the  
 836 whole panel.

837 The options for a DSI Transmitter to split based on the DSI Lane count are:


- 838 1. A DSI Link with two Lanes may split into only two DSI Sub-Links; each sub-Link has one DSI Lane and  
 839 shares the common logical DSI Clock. Figure 11 illustrates this multiple DSI Receiver  
 840 configuration with two DSI Receivers. Note that the Lane numbers shown in Figure 11 are referenced  
 841 to the DSI Receiver. If the DSI Transmitter and DSI Receiver in a Sub-Link include LP Mode lane  
 842 reversal, Lane 0 of that Sub-Link shall support lane reversal.



843  
 844

845 **Figure 11 Example of Two DSI Receivers Connected by One-DSI Lane Sub-Links**

- 846 2. A DSI Link with three Lanes or four Lanes with one Lane unconnected may split into only three DSI  
 847 Sub-Links; each Sub-Link has one DSI Lane and shares the common logical DSI Clock. Figure 12  
 848 illustrates this multiple DSI Receiver configuration with three DSI Receivers. Note that the Lane  
 849 numbers shown in Figure 12 are referenced to the DSI Receiver. If the DSI Transmitter and DSI  
 850 Receiver in a Sub-Link include LP Mode lane reversal, Lane 0 of that Sub-Link shall support lane  
 851 reversal.




852  
853

854 **Figure 12 Example of Three DSI Receivers Connected by One-DSI Lane Sub-Links**

855 3. A DSI Link with four Lanes may split in either of two ways:

- 856 1. Into two DSI Sub-Links, each with two DSI Lanes; each Sub-Link shares the common logical DSI  
 857 Clock. Figure 12 illustrates this multiple DSI Receiver configuration with three DSI Receivers.  
 858 Note that the Lane numbers shown in Figure 12 are referenced to the DSI Receiver. If the DSI  
 859 Transmitter and DSI Receiver in a Sub-Link include LP Mode lane reversal, Lane 0 of that Sub-  
 860 Link shall support lane reversal.




861  
862

863

**Figure 13 Example of Two DSI Receivers Connected by Two-DSI Lane Sub-Links**

864  
865  
866  
867  
868

2. Into four DSI Sub-Links, each with one DSI Lane; each Sub-Link shares the common logical DSI Clock. Figure 14 illustrates this multiple DSI Receiver configuration with three DSI Receivers. Note that the Lane numbers shown in Figure 14 are referenced to the DSI Receiver. If the DSI Transmitter and DSI Receiver in a Sub-Link include LP Mode lane reversal, Lane 0 of that Sub-Link shall support lane reversal.



869  
870


871 **Figure 14 Example of Four DSI Receivers Connected by Sub-Links of One DSI Lane Each**

872 A byte stream is presented to the Lane Distribution Function as illustrated in Figure 15. The Lane  
873 Distribution Function is unchanged from DSI Multi-Lane configurations shown in Figure 8 and Figure 9  
874 (Section 6.1.3) and earlier in Section 6. The transmitter implementation is responsible for creating parallel  
875 byte streams, for example, with separate PPI interfaces for each byte stream or a Link to Sub-Link  
876 distribution function built into the DSI Link block.

## 877 6.2.2 Lane Mapping for a Multi-DSI Receiver Configuration

878 The byte-to-Lane mapping in Section 6 applies to Sub-Links. A one-Lane Sub-Link transports the byte  
879 stream in byte order, and a two-Lane Sub-Link transports the byte stream alternating odd and even bytes to  
880 Lanes 0 and 1, respectively, in the same fashion as two-Lane DSI Link.





881

882

**Figure 15 Conceptual Streams with a Two Sub-Link Distributor**


883

Mapping bit streams over Sub-Links follows the same guidelines as if the DSI Links are separate. The application processor sends uncompressed pixel data or compressed bit streams to the appropriate DSI Transmitter or the DSI Transmitter configured with DSI Sub-Links. Messaging and control signaling within the application processor upstream of the DSI Transmitter is outside the scope of this Specification.

884

885

886



887

888


**Figure 16 Conceptual Streams with a Four Sub-Link Distributor**

### 889 6.2.3 Video Mode Lane Timing for a DSI Sub-Link

890 The following diagram illustrates the timing for a multi-DSI Receiver configuration. In Figure 17, two DSI  
 891 Receivers will receive data. There will be a skew between lanes dependent on position of data in the DSI  
 892 Transmitter buffer and from physical layer channel effects.

893 In no case should the skew exceed the HFP blanking period. However, this Specification makes no  
 894 requirement on the Lane-to-Lane skew and the Sub-Link to Sub-Link skew between DSI Sub-Links.  
 895 Implementers should refer to the panel specification for a specific limit to ensure interoperability.

896 The host shall transport video data on Sub-links simultaneously. Figure 17 shows an example of the host  
 897 timing where each raster-scanned line fills a line time on each Sub-Link equally.



898  
899

900 **Figure 17 Example of Defined Lane Skew for a Two Sub-Link Configuration**


901 Each Sub-Link shall duplicate the horizontal and vertical synchronization packets (HSS, HSE, VSS, VSE)  
902 across all links to preserve video timing to all portions of the panel.

903 **6.2.4 Command Mode Use with DSI Sub-Links in a Multi-DSI Receiver**  
904 **Configuration (informative)**

905 Each Sub-Link transports data based on memory writes using appropriate DCS commands. A panel spans  
906 the paired coordinates (0, 0) to (HxN - 1, V - 1), where H is the horizontal pixel size addressed by each  
907 Sub-Link, V is the vertical pixel dimension of the display panel, and N is the number of Sub-Links. Data is  
908 written to each Sub-Link with appropriate addressing. The manner of addressing each Sub-Link is outside  
909 the scope of this specification.

910 The frame buffer addressed by any Sub-Link is independent of adjoining Sub-Links. Figure 18 shows two  
911 memory map diagrams, the top one depicting the host frame and the bottom one depicting a two-Sub-Link  
912 panel module. The coordinates of the update region for each Sub-Link are highlighted in the Panel diagram.

913



914

915

**Figure 18 Example Coordinates for Memory Updates Over Two DSI Sub-Links**

916

917

918

919

920

921

In the Figure 18 example, a host (GPU) maps a frame for the entire DSI Link into coordinates divided between two Sub-Links. The example suggests updating a region with corners at  $(a, b)$  and  $(c, d)$  in the host panel frame memory. The upper left corner  $(a, b)$  in the host maps to  $(a, b)$  in the Sub-Link for the left-side of the panel, but the lower right horizontal coordinate is limited to  $H - 1$ . The right-side Sub-Link begins its address at  $(0, b)$  and can address the remainder of the update region to the lower right dimensions  $(c - H, d)$ .

## 922 7 Low-Level Protocol Errors and Contention

923 For DSI systems there is a possibility that EMI, ESD or other transient-error mechanisms might cause one  
924 end of the Link to go to an erroneous state, or for the Link to transmit corrupted data.

925 In some cases, a transient error in a state machine, or in a clock or data signal, may result in detectable low-  
926 level protocol errors that indicate associated data is, or is likely to be, corrupt. Mechanisms for detecting  
927 and responding to such errors are detailed in the following sections.

928 In other cases, a bidirectional PHY that should be receiving data could begin transmitting while the  
929 authorized transmitter is simultaneously driving the same data line, causing contention and lost data.

930 This section documents the minimum required functionality for recovering from certain low-level protocol  
931 errors and contention. Low-level protocol errors are detected by logic in the PHY, while contention  
932 problems are resolved using contention detectors and timers. Actual contention in DSI-based systems will  
933 be very rare. In most cases, the appropriate use of timers enables recovery from a transient contention  
934 situation.

935 Note that contention-related features are of no benefit for unidirectional DSI Links. However, the “common  
936 mode fault” can still occur in unidirectional systems.

937 The following sections specify the minimum required functionality for detection of low-level protocol  
938 errors, for contention recovery, and associated timers for host processors and peripherals using DSI.

### 939 7.1 Low-Level Protocol Errors

940 Logic in the PHY can detect some classes of low-level protocol errors. These errors shall be communicated  
941 to the Protocol layer via the PHY-Protocol Interface. The following errors shall be identified and stored by  
942 the peripheral as status bits for later reporting to the host processor:

- 943 • SoT Error
- 944 • SoT Sync Error
- 945 • EoT Sync Error
- 946 • Escape Mode Entry Command Error
- 947 • LP Transmission Sync Error
- 948 • False Control Error

949 The mechanism for reporting and clearing these error bits is detailed in Section 8.10.7. Note that  
950 unidirectional DSI peripherals are exempt from the reporting requirement since they cannot report such  
951 errors to the host processor.

#### 952 7.1.1 SoT Error

953 The leader sequence for Start of High-Speed Transmission (SoT) is fault tolerant for any single-bit error  
954 and some multi-bit errors. The received synchronization bits and following data packet might therefore still  
955 be uncorrupted if an error is detected, but confidence in the integrity of payload data is lower. This  
956 condition shall be communicated to the protocol with *SoT Error* flag.

957 **Table 1 Sequence of Events to Resolve SoT Error (HS RX Side)**

PHY	Protocol
-----	----------

PHY	Protocol
Detect SoT Error	
Assert <i>SoT Error</i> flag to protocol	Receive and store <i>SoT Error</i> flag
	Send <i>SoT Error</i> in <i>Acknowledge and Error Report</i> packet, if requested; take no other action based on received HS transmission

958 *SoT Error* is detected by the peripheral PHY. If an acknowledge response is expected, the peripheral shall  
 959 send a response using Data Type 0x02 (*Acknowledge and Error Report*) and set the *SoT Error* bit in the  
 960 return packet to the host processor. The peripheral should take no other action based on the potentially  
 961 corrupted received HS transmission.

### 962 7.1.2 SoT Sync Error

963 If the SoT leader sequence is corrupted in a way that proper synchronization cannot be expected, *SoT Sync*  
 964 *Error* shall be flagged. Subsequent data in the HS transmission is probably corrupt and should not be used.

965 **Table 2 Sequence of Events to Resolve SoT Sync Error (HS RX Side)**

PHY	Protocol
Detect SoT Sync Error	
Assert SoT Sync Error to protocol	Receive and store SoT Sync Error flag
May choose not to pass corrupted data to Protocol layer	Send SoT Sync Error with Acknowledge and Error Report packet if requested; take no other action based on received transmission

966 *SoT Sync Error* is detected by the peripheral PHY. If an acknowledge response is expected, the peripheral  
 967 shall send a response using Data Type 0x02 (*Acknowledge and Error Report*) and set the *SoT Sync Error*  
 968 bit in the return packet to the host processor. Since data is probably corrupted, no command shall be  
 969 interpreted or acted upon in the peripheral. No WRITE activity shall be undertaken in the peripheral.

### 970 7.1.3 EoT Sync Error

971 DSI is a byte-oriented protocol. All uncorrupted HS transmissions contain an integer number of bytes. If,  
 972 during EoT sequence, the peripheral PHY detects that the last byte does not match a byte boundary, *EoT*  
 973 *Sync Error* shall be flagged. If an *Acknowledge* response is expected, the peripheral shall send an  
 974 *Acknowledge and Error Report* packet. The peripheral shall set the *EoT Sync Error* bit in the Error Report  
 975 bytes of the return packet to the host processor.

976 If possible, the peripheral should take no action, especially WRITE activity, in response to the intended  
 977 command. Since this error is not recognized until the end of the packet, some irreversible actions may take  
 978 place before the error is detected.

979 **Table 3 Sequence of Events to Resolve EoT Sync Error (HS RX Side)**

Receiving PHY	Receiving Protocol
Detect EoT Sync Error	
Notify Protocol of <i>EoT Sync Error</i>	Receive and store <i>EoT Sync Error</i> flag
	Ignore HS transmission if possible; assert <i>EoT Sync Error</i> if Acknowledge is requested

980 **7.1.4 Escape Mode Entry Command Error**

981 If the Link begins an Escape Mode sequence, but the Escape Mode Entry command is not recognized by  
 982 the receiving PHY Lane, the receiver shall flag *Escape Mode Entry Command* error. This scenario could be  
 983 a legitimate command, from the transmitter point of view, that's not recognized or understood by the  
 984 receiving protocol. In bidirectional systems, receivers in both ends of the Link shall detect and flag  
 985 unrecognized Escape Mode sequences. Only the peripheral reports this error.

986 **Table 4 Sequence of Events to Resolve Escape Mode Entry Command Error (RX Side)**

Receiving PHY	Receiving Protocol
Detect Escape Mode Entry Command Error	
Notify Protocol of Escape Mode Entry Command Error	Observe Escape Mode Entry Command Error flag
Go to Escape Wait until Stop state is observed	Ignore Escape Mode transmission (if any)
Observe Stop state	
Return to LP-RX Control mode	set Escape Mode Entry Command Error bit

987 **7.1.5 LP Transmission Sync Error**

988 This error flag is asserted if received data is not synchronized to a byte boundary at the end of Low-Power  
 989 Transmission. In bidirectional systems, receivers in both ends of the Link shall detect and flag LP  
 990 Transmission Sync errors. Only the peripheral reports this error.

991 **Table 5 Sequence of Events to Resolve LP Transmission Sync Error (RX Side)**

Receiving PHY	Receiving Protocol
Detect LP Transmission Sync Error	
Notify Protocol of LP Transmission Sync Error	Receive LP Transmission Sync Error flag
Return to LP-RX Control mode until Stop state is observed	Ignore Escape Mode transmission if possible, set appropriate error bit and wait

992 **7.1.6 False Control Error**

993 If a peripheral detects LP-10 (LP request) not followed by the remainder of a valid escape or turnaround  
 994 sequence or if it detects LP-01 (HS request) not followed by a bridge state (LP-00), a False Control Error  
 995 shall be captured in the error status register and reported back to the host after the next BTA. This error  
 996 should be flagged locally to the receiving protocol layer, e.g. when a host detects LP-10 not followed by the  
 997 remainder of a valid escape or turnaround sequence.

998 **Table 6 Sequence of Events to Resolve False Control Error (RX Side)**

Receiving PHY	Receiving Protocol
Detect <i>False Control</i> Error	
Notify Protocol of <i>False Control</i> Error	Observe <i>False Control</i> Error flag, set appropriate error bit and wait
Ignore Turnaround or Escape Mode request	
Remain in <i>LP-RECEIVE STATE</i> Control mode until <i>Stop</i> state is observed	

999

1000

**Table 7 Low-Level Protocol Error Detection and Reporting**

Error Detected	HS Unidirectional, LP Unidirectional, no Escape Mode		HS Unidirectional, LP Bidirectional with Escape Mode	
	Host Processor	Peripheral	Host Processor	Peripheral
SoT Error	NA	Detect, no report	NA	Detect and report
SoT Sync Error	NA	Detect, no report	NA	Detect and report
EOt Sync Error	NA	Detect, no report	NA	Detect and report
Escape Mode Entry Command Error	No	No	Detect and flag	Detect and report
LP Transmission Sync Error	No	No	Detect and flag	Detect and report
False Control Error	No	No	Detect and flag	Detect and report

## 1001 7.2 Contention Detection and Recovery

1002 Contention is a potentially serious problem that, although very rare, could cause the system to hang and  
 1003 force a hard reset or power off / on cycle to recover. DSI specifies two mechanisms to minimize this  
 1004 problem and enable easier recovery: contention detectors in the PHY for LP Mode contention, and timers  
 1005 for other forms of contention and common-mode faults.

### 1006 7.2.1 Contention Detection in LP Mode

1007 In bidirectional Links, contention detectors in the PHY shall detect two types of contention faults: LP High  
 1008 Fault and LP Low Fault. Refer to [MIPI04] for definitions of LP High and LP Low faults. The peripheral  
 1009 shall set *Contention Detected* in the Error Report bytes, when it detects either of the contention faults.

1010 Annex A provides detailed descriptions and state diagrams for PHY-based detection and recovery  
 1011 procedures for LP contention faults. The state diagrams show a sequence of events beginning with  
 1012 detection, and ending with return to normal operation.

### 1013 7.2.2 Contention Recovery Using Timers

1014 The PHY cannot detect all forms of contention. Although they do not directly detect contention, the use of  
 1015 appropriate timers ensures that any contention that does happen is of limited duration. The peripheral shall  
 1016 set *Peripheral Timeout Error* in the Error Report bytes, when the peripheral detects either HS RX Timer or  
 1017 LP TX Timer – Peripheral, defined in Section 7.2.2.1, has expired,

1018 The time-out mechanisms described in this section are useful for recovering from contention failures,  
 1019 without forcing the system to undergo a hard reset (power off-on cycle).

#### 1020 7.2.2.1 Summary of Required Contention Recovery Timers

1021 Table 8 specifies the minimum required set of timers for contention recovery in a DSI system.

1022

**Table 8 Required Timers and Timeout Summary**

Timer	Timeout	Abbreviation	Requirement
HS RX Timer	HS RX Timeout	HRX_TO	R in bidirectional peripheral
HS TX Timer	HS TX Timeout	HTX_TO	R in host
LP TX Timer – Peripheral	LP_TX-P Timeout	LTX-P_TO	R in bidirectional peripheral



Timer	Timeout	Abbreviation	Requirement
LP RX Timer – Host Processor	LP_RX-H Timeout	LRX-H_TO	R in host

### 1023 7.2.2.2 HS RX Timeout (HRX\_TO) in Peripheral

1024 This timer is useful for recovering from some transient errors that may result in contention or common-  
 1025 mode fault. The HRX\_TO timer directly monitors the time a peripheral's HS receiver stays in High-Speed  
 1026 mode. It is programmed to be longer than the maximum duration of a High-Speed transmission expected by  
 1027 the peripheral receiver. HS RX timeout will signal an error during HS RX mode if EoT is not received  
 1028 before the timeout expires.

1029 Combined with HTX\_TO, these timers ensure that a transient error will limit contention in HS mode to the  
 1030 timeout period, and the bus will return to a normal LP state. The Timeout value is protocol specific. HS RX  
 1031 Timeout shall be used for Bidirectional Links and for Unidirectional Links with Escape Mode. HS RX  
 1032 Timeout is recommended for all DSI peripherals and required for all bidirectional DSI peripherals.

1033 **Table 9 Sequence of Events for HS RX Timeout (Peripheral initially HS RX)**

Host Processor Side	Peripheral Side
Drives bus HS-TX	HS RX Timeout Timer Expires
	Transition to LP-RX
End HS transmission normally, or HS-TX timeout	Peripheral waits for <i>Stop</i> state before responding to bus activity.
Transition to <i>Stop</i> state (LP-11)	Observe <i>Stop</i> state and flag error

1034 During this mode, the HS clock is active and can be used for the HS RX Timer in the peripheral.

1035 The LP High Fault and LP Low Fault are caused by both sides of the Link transmitting simultaneously.  
 1036 Note, the LP High Fault and LP Low Fault are only applicable for bidirectional Data Lanes.

1037 The Common Mode fault occurs when the transmitter and receiver are not in the same communication  
 1038 mode, e.g. transmitter (host processor) is driving LP-01 or LP-10, while the receiver (peripheral) is in HS-  
 1039 RX mode with terminator connected. There is no contention, but the receiver will not capture transmitted  
 1040 data correctly. This fault may occur in both bidirectional and unidirectional lanes. After HS RX timeout,  
 1041 the peripheral returns to LP-RX mode and normal operation may resume. Note that in the case of a  
 1042 common-mode fault, there may be no DSI serial clock from the host processor. Therefore, another clock  
 1043 source for HRX\_TO timer may be required.

### 1044 7.2.2.3 HS TX Timeout (HTX\_TO) in Host Processor

1045 This timer is used to monitor a host processor's own length of HS transmission. It is programmed to be  
 1046 longer than the expected maximum duration of a High-Speed transmission. The maximum HS transmission  
 1047 length is protocol-specific. If the timer expires, the processor forces a clean termination of HS transmission  
 1048 and enters EoT sequence, then drives LP-11 state. This timeout is required for all host processors.

1049 **Table 10 Sequence of Events for HS TX Timeout (Host Processor initially HS TX)**

Host Processor Side	Peripheral Side
Host Processor in HS TX mode	Peripheral in HS RX mode
HS TX Timeout Timer expires, forces EoT	
Host Processor drives <i>Stop</i> state (LP-11)	Peripheral observes EoT and <i>Stop</i> state (LP-RX)

1050 Note that the peripheral HS-RX timeout (see Section 7.2.2.2) should be set to a value shorter than the host  
1051 processor's HS-TX timer so that the peripheral has returned to LP-RX state and is ready for further  
1052 commands following receipt of LP-11 from the host processor.

#### 1053 **7.2.2.4 LP TX-Peripheral Timeout (LTX-P\_TO)**

1054 This timer is used to monitor the peripheral's own length of LP transmission (bus possession time) when in  
1055 LP TX mode. The maximum transmission length in LP TX is determined by protocol and data formats.  
1056 This timeout is useful for recovering from LP-contention. LP TX-Peripheral Timeout is required for  
1057 bidirectional peripherals.

1058 **Table 11 Sequence of Events for LP TX-Peripheral Timeout (Peripheral initially LP TX)**

Host Processor Side	Peripheral Side
(possible contention)	Peripheral in LP TX mode
	LP TX-P Timeout Timer Expires
	Transition to LP-RX
Detect contention, or Host LP-RX Timeout	Peripheral waits for <i>Stop</i> state before responding to bus activity.
Drive LP-11 <i>Stop</i> state	Observe <i>Stop</i> state in LP-RX mode

1059 Note that host processor LP-RX timeout (see Section 7.2.2.5) should be set to a *longer* value than the  
1060 peripheral's LP-TX-P timer, so that the peripheral has returned to LP-RX state and is ready for further  
1061 commands following receipt of LP-11 from the host processor.

#### 1062 **7.2.2.5 LP-RX Host Processor Timeout (LRX-H\_TO)**

1063 The LP-RX timeout period in the Host Processor shall be greater than the LP TX-Peripheral timeout. Since  
1064 both timers begin counting at approximately the same time, this ensures the peripheral has returned to LP-  
1065 RX mode and is waiting for bus activity (commands from Host Processor, etc.) when LP-RX timer expires  
1066 in the host. The timeout value is protocol specific. This timer is required for all Host Processors.

1067 **Table 12 Sequence of Events for Host Processor Wait Timeout (Peripheral initially TX)**

Host Processor Side	Peripheral Side
Host Processor in LP RX mode	(peripheral LP-TX timeout)
Host Processor LP-RX Timer expires	Peripheral waiting in LP-RX mode
Host Processor drives <i>Stop</i> state (LP-11)	Peripheral observes <i>Stop</i> state in LP-RX mode

### 1068 **7.3 Additional Timers**

1069 Additional timers are used to detect bus turnaround problems and to ensure sufficient wait time after a  
1070 RESET Trigger Message is sent to the peripheral.

#### 1071 **7.3.1 Turnaround Acknowledge Timeout (TA\_TO)**

1072 When either end of the Link issues BTA (Bus Turn-Around), its PHY shall monitor the sequence of Data  
1073 Lane states during the ensuing turnaround process. In a normal BTA sequence, the turnaround completes  
1074 within a bounded time, with the other end of the Link finally taking bus possession and driving LP-11 (*Stop*  
1075 state) on the bus. If the sequence is observed not to complete (by the previously-transmitting PHY) within  
1076 the specified time period, the timer TA\_TO expires. The side of the Link that issued the BTA then begins a

1077 recovery procedure, or re-sends BTA. The specified period shall be longer than the maximum possible  
1078 turnaround delay for the unit to which the turnaround request was sent. TA\_TO is an optional timer.

1079 **Table 13 Sequence of Events for BTA Acknowledge Timeout (Peripheral initially TX)**

Host Processor Side	Peripheral Side
Host in LP RX mode	Peripheral in LP TX mode
	Send Turnaround back to Host
(no change)	Turnaround Acknowledgement Timeout
	Transition to LP-RX

1080 **Table 14 Sequence of Events for BTA Acknowledge Timeout (Host Processor initially TX)**

Host Processor Side	Peripheral Side
Host Processor in HS TX or LP TX mode	Peripheral in LP RX mode
Request Turnaround	
Turnaround Acknowledgement Timeout	(no change)
Return to <i>Stop</i> state (LP-11)	

### 1081 7.3.2 Peripheral Reset Timeout (PR\_TO)

1082 When a peripheral is reset, it requires a period of time before it is ready for normal operation. This timer is  
1083 programmed with a value longer than the specified time required to complete the reset sequence. After it  
1084 expires, the host may resume normal operation with the peripheral. The timeout value is peripheral-  
1085 specific. This is an optional timer.

1086 **Table 15 Sequence of Events for Peripheral Reset Timeout**

Host Processor Side	Peripheral Side
Send <i>Reset Entry</i> command	Receive <i>Reset Entry</i> Command
Return to <i>Stop</i> state (LP-11)	Initiate reset sequence
	Complete reset sequence
Peripheral Reset Timeout	
Resume Normal Operation.	Wait for bus activity

### 1087 7.3.3 Peripheral Response Timeout (PRESP\_TO)

1088 Due to design architecture limitations, a peripheral might not be able to respond to certain received packets  
1089 or requests immediately, and might require some time before being able to respond properly. The duration  
1090 of this delay is beyond the scope of this document.

1091 One example of this situation is when a multi-bit ECC error occurs on a READ request. If the READ  
1092 request is followed immediately by a BTA, the peripheral might transmit BTA Accept, followed by a  
1093 READ Response, when the peripheral should have transmitted Acknowledge and Error Report to notify the  
1094 host processor of the error condition.

1095 To allow a host processor to account for this delay, the manufacturer of a peripheral shall define a  
1096 Peripheral Response Timeout (PRESP\_TO) to indicate the time necessary after an event until the peripheral  
1097 can be expected to correctly process received packets, or provide a proper response. A different value for  
1098 PRESP\_TO may be defined for each of the following cases:

- 1099 • Bus Turn Around
- 1100 • LPDT READ Request
- 1101 • LPDT WRITE Request
- 1102 • HS READ Request
- 1103 • HS WRITE Request

1104 PRESP\_TO begins when the host processor returns to the LP-11 state after the occurrence of any of the  
1105 previous events. The value of PRESP\_TO is specific to the peripheral and beyond the scope of this  
1106 document.

1107 Each case shall be documented by the peripheral manufacturer in the peripheral data sheet or product  
1108 documentation. The host processor shall wait for the PRESP\_TO of the peripheral to expire after any of the  
1109 previously indicated events before transmitting any other packets or messages, including BTA.

#### 1110 **7.4 Acknowledge and Error Reporting Mechanism**

1111 In a bidirectional Link, the peripheral monitors transmissions from the host processor using detection  
1112 features and timers specified in this section. Error information related to the transmission shall be stored in  
1113 the peripheral. Errors from multiple transmissions shall be stored and accumulated until a BTA following a  
1114 transmission provides the opportunity for the peripheral to report errors to the host processor.

1115 The host processor may request a command acknowledge and error information related to any transmission  
1116 by asserting Bus Turnaround with the transmission. The peripheral shall respond with ACK Trigger  
1117 Message if there are no errors and with *Acknowledge and Error Report* packet if any errors were detected  
1118 in previous transmissions. Appropriate flags shall be set to indicate what errors were detected on the  
1119 preceding transmissions. If the transmission was a Read request, the peripheral shall return READ data  
1120 without issuing additional ACK Trigger Message or an *Acknowledge and Error Report* packet if no errors  
1121 were detected. If there was an error in the Read request, the peripheral shall return the appropriate  
1122 *Acknowledge and Error Report* unless the error was a single-bit correctable error. In that case, the  
1123 peripheral shall return the requested READ data packet followed by *Acknowledge and Error Report* packet  
1124 with appropriate error bits set.

1125 Once errors are reported, the Error Register shall have all bits set to zero.

1126 See Section 8.10.1 for more detail on *Acknowledge and Error Report* protocols.

## 1127 **8 DSI Protocol**

1128 On the transmitter side of a DSI Link, parallel data, signal events, and commands are converted in the  
1129 Protocol layer to packets, following the packet organization documented in this section. The Protocol layer  
1130 appends packet-protocol information and headers, and then sends complete bytes through the Lane  
1131 Management layer to the PHY. Packets are serialized by the PHY and sent across the serial Link. The  
1132 receiver side of a DSI Link performs the converse of the transmitter side, decomposing the packet into  
1133 parallel data, signal events and commands.

1134 If there are multiple Lanes, the Lane Management layer distributes bytes to separate PHYs, one PHY per  
1135 Lane, as described in Section 6. Packet protocol and formats are independent of the number of Lanes used.


### 1136 **8.1 Multiple Packets per Transmission**

1137 In its simplest form, a transmission may contain one packet. If many packets are to be transmitted, the  
1138 overhead of frequent switching between LPS and High-Speed Mode will severely limit bandwidth if  
1139 packets are sent separately, e.g. one packet per transmission.

1140 The DSI protocol permits multiple packets to be concatenated, which substantially boosts effective  
1141 bandwidth. This is useful for events such as peripheral initialization, where many registers may be loaded  
1142 with separate write commands at system startup.


1143 There are two modes of data transmission, HS and LP transmission modes, at the PHY layer. Before a HS  
1144 transmission can be started, the transmitter PHY issues a SoT sequence to the receiver. After that, data or  
1145 command packets can be transmitted in HS mode. Multiple packets may exist within a single HS  
1146 transmission and the end of transmission is always signaled at the PHY layer using a dedicated EoT  
1147 sequence. In order to enhance the overall robustness of the system, DSI defines a dedicated EoT packet  
1148 (EoTp) at the protocol layer (Section 1) for signaling the end of HS transmission. For backwards  
1149 compatibility with earlier DSI systems, the capability of generating and interpreting this EoTp can be  
1150 enabled or disabled. The method of enabling or disabling this capability is out of scope for this document.  
1151 PHY-based EoT and SoT sequences are defined in [MIPI04].

1152 The top diagram in Figure 19 illustrates a case where multiple packets are being sent separately with EoTp  
1153 support disabled. In HS mode, time gaps between packets shall result in separate HS transmissions for each  
1154 packet, with a SoT, LPS, and EoT issued by the PHY layer between packets. This constraint does not apply  
1155 to LP transmissions. The bottom diagram in Figure 19 demonstrates a case where multiple packets are  
1156 concatenated within a single HS transmission.



**KEY:**

- LPS - Low Power State
- SoT - Start of Transmission
- EoT - End of Transmission
- SP - Short Packet
- LgP - Long Packet




1157

1158


**Figure 19 HS Transmission Examples with EoTp Disabled**

1159 Figure 20 depicts HS transmission cases where EoTp generation is enabled. In the figure, EoT short  
 1160 packets are highlighted in red. The top diagram illustrates a case where a host is intending to send a short  
 1161 packet followed by a long packet using two separate transmissions. In this case, an additional EoT short  
 1162 packet is generated before each transmission ends. This mechanism provides a more robust environment, at  
 1163 the expense of increased overhead (four extra bytes per transmission) compared to cases where EoTp  
 1164 generation is disabled, i.e. the system only relies on the PHY layer EoT sequence for signaling the end of  
 1165 HS transmission. The overhead imposed by enabling EoTp can be minimized by sending multiple long and  
 1166 short packets within a single transmission as illustrated by the bottom diagram in Figure 20.



**KEY:**

- LPS - Low Power State
- SoT - Start of Transmission
- EoT - End of Transmission
- SP - Short Packet
- LgP - Long Packet



1167

1168

**Figure 20 HS Transmission Examples with EoTp Enabled**

**8.2 Packet Composition**

1170 The first byte of the packet, the Data Identifier (DI), includes information specifying the type of the packet.  
 1171 For example, in Video Mode systems in a display application the logical unit for a packet may be one  
 1172 horizontal display line. Command Mode systems send commands and an associated set of parameters, with  
 1173 the number of parameters depending on the command type.

1174 Packet sizes fall into two categories:

- 1175 • **Short packets** are four bytes in length including the ECC. Short packets are used for most  
1176 Command Mode commands and associated parameters. Other Short packets convey events like H  
1177 Sync and V Sync edges. Because they are Short packets they can convey accurate timing  
1178 information to logic at the peripheral.
- 1179 • **Long packets** specify the payload length using a two-byte Word Count field. Payloads may be  
1180 from 0 to  $2^{16} - 1$  bytes long. Therefore, a Long packet may be up to 65,541 bytes in length. Long  
1181 packets permit transmission of large blocks of pixel or other data.

1182 A special case of Command Mode operation is video-rate (update) streaming, which takes the form of an  
1183 arbitrarily long stream of pixel or other data transmitted to the peripheral. As all DSI transactions use  
1184 packets, the video stream shall be broken into separate packets. This “packetization” may be done by  
1185 hardware or software. The peripheral may then reassemble the packets into a continuous video stream for  
1186 display.


1187 The *Set Maximum Return Packet Size* command allows the host processor to limit the size of response  
1188 packets coming from a peripheral. See Section 8.8.10 for a description of the command.

1189 **8.3 Endian Policy**

1190 All packet data traverses the interface as bytes. Sequentially, a transmitter shall send data LSB first, MSB  
1191 last. For packets with multi-byte fields, the least significant byte shall be transmitted first unless otherwise  
1192 specified.

1193 Figure 21 shows a complete Long packet data transmission. Note, the figure shows the byte values in  
1194 standard positional notation, while the bits are shown in chronological order with the LSB on the left, the  
1195 MSB on the right and time increasing left to right.

1196 See Section 8.4.1 for a description of the Long packet format.



1197

1198


**Figure 21 Endian Example (Long Packet)**

1199 **8.4 General Packet Structure**

1200 Two packet structures are defined for low-level protocol communication: Long packets and Short packets.  
1201 For both packet structures, the Data Identifier is always the first byte of the packet.

1202 **8.4.1 Long Packet Format**

1203 Figure 22 shows the structure of the Long packet. A Long packet shall consist of three elements: a 32-bit  
1204 Packet Header (PH), an application-specific Data Payload with a variable number of bytes, and a 16-bit  
1205 Packet Footer (PF). The Packet Header is further composed of three elements: an 8-bit Data Identifier, a  
1206 16-bit Word Count, and 8-bit ECC. The Packet Footer has one element, a 16-bit checksum. Long packets  
1207 can be from 6 to 65,541 bytes in length.



1208

1209

**Figure 22 Long Packet Structure**

1210 The Data Identifier defines the Virtual Channel for the data and the Data Type for the application specific  
1211 payload data. See Section 8.7.2 through Section 8.10 for descriptions of Data Types.

1212 The Word Count defines the number of bytes in the Data Payload between the end of the Packet Header  
1213 and the start of the Packet Footer. Neither the Packet Header nor the Packet Footer shall be included in the  
1214 Word Count.

1215 The Error Correction Code (ECC) byte allows single-bit errors to be corrected and 2-bit errors to be  
1216 detected in the Packet Header. This includes both the Data Identifier and Word Count fields.

1217 After the end of the Packet Header, the receiver reads the next Word Count \* bytes of the Data Payload.  
1218 Within the Data Payload block, there are no limitations on the value of a data word, i.e. no embedded codes  
1219 are used.

1220 Once the receiver has read the Data Payload it reads the Checksum in the Packet Footer. The host processor  
1221 shall always calculate and transmit a Checksum in the Packet Footer. Peripherals are not required to  
1222 calculate a Checksum. Also note the special case of zero-byte Data Payload: if the payload has length 0,  
1223 then the Checksum calculation results in (0xFFFF). If the Checksum is not calculated, the Packet Footer  
1224 shall consist of two bytes of all zeros (0x0000). See Section 9 for more information on calculating the  
1225 Checksum.

1226 In the generic case, the length of the Data Payload shall be a multiple of bytes. In addition, each data format  
1227 may impose additional restrictions on the length of the payload data, e.g. multiple of four bytes.


1228 Each byte shall be transmitted least significant bit first. Payload data may be transmitted in any byte order  
1229 restricted only by data format requirements. Multi-byte elements such as Word Count and Checksum shall  
1230 be transmitted least significant byte first.



## 1231 8.4.2 Short Packet Format

1232 Figure 23 shows the structure of the Short packet. See Section 8.7.2 through Section 8.10 for descriptions  
 1233 of the Data Types. A Short packet shall contain an 8-bit Data ID followed by two command or data bytes  
 1234 and an 8-bit ECC; a Packet Footer shall not be present. Short packets shall be four bytes in length.

1235 The Error Correction Code (ECC) byte allows single-bit errors to be corrected and 2-bit errors to be  
 1236 detected in the Short packet.



1237

1238

Figure 23 Short Packet Structure

## 1239 8.5 Common Packet Elements


1240 Long and Short packets have several common elements that are described in this section.

### 1241 8.5.1 Data Identifier Byte

1242 The first byte of any packet is the DI (Data Identifier) byte. Figure 24 shows the composition of the Data  
 1243 Identifier (DI) byte.

1244 DI[7:6]: These two bits identify the data as directed to one of four virtual channels.

1245 DI[5:0]: These six bits specify the Data Type.



1246

1247

Figure 24 Data Identifier Byte

1248 **8.5.1.1 Virtual Channel Identifier – VC field, DI[7:6]**

1249 A processor may service up to four peripherals with tagged commands or blocks of data, using the Virtual  
1250 Channel ID field of the header for packets targeted at different peripherals.

1251 The Virtual Channel ID enables one serial stream to service two or more virtual peripherals by multiplexing  
1252 packets onto a common transmission channel. Note that packets sent in a single transmission each have  
1253 their own Virtual Channel assignment and can be directed to different peripherals. Although the DSI  
1254 protocol permits communication with multiple peripherals, this specification only addresses the connection  
1255 of a host processor to a single peripheral. Implementation details for connection to more than one physical  
1256 peripheral are beyond the scope of this document.

1257 **8.5.1.2 Data Type Field DT[5:0]**


1258 The Data Type field specifies if the packet is a Long or Short packet type and the packet format. The Data  
1259 Type field, along with the Word Count field for Long packets, informs the receiver of how many bytes to  
1260 expect in the remainder of the packet. This is necessary because there are no special packet start / end sync  
1261 codes to indicate the beginning and end of a packet. This permits packets to convey arbitrary data, but it  
1262 also requires the packet header to explicitly specify the size of the packet.

1263 When the receiving logic has counted down to the end of a packet, it shall assume the next data is either the  
1264 header of a new packet or the EoT (End of Transmission) sequence.

1265 **8.5.2 Error Correction Code**

1266 The Error Correction Code allows single-bit errors to be corrected and 2-bit errors to be detected in the  
1267 Packet Header. The host processor shall always calculate and transmit an ECC byte. Peripherals shall  
1268 support ECC in both forward- and reverse-direction communications. See Section 9 for more information  
1269 on coding and decoding the ECC and Section 8.9.2 for ECC and Checksum requirements.

1270 **8.6 Interleaved Data Streams**



**KEY:**

LPS – Low Power State

SoT – Start of Transmission

EoT – End of Transmission

PH – Packet Header

PF – Packet Footer


BTA – Bus Turn-Around

1271

1272

**Figure 25 Interleaved Data Stream Example with EoTp Disabled**

1273 One application for multiple channels is a high-resolution display using two or more separate driver ICs on  
1274 a single display module. Each driver IC addresses only a portion of the columns on the display device.  
1275 Each driver IC captures and displays only the packet contents targeted for that driver and ignores the other  
1276 packets. See Figure 26.



1277

1278

**Figure 26 Logical Channel Block Diagram (Receiver Case)**

### 1279 **8.6.1 Interleaved Data Streams and Bidirectionality**

1280 When multiple peripherals have bidirectional capability there shall be a clear and unambiguous means for  
 1281 returning READ data, events and status back to the host processor from the intended peripheral. The  
 1282 combination of BTA and the Virtual Channel ID ensures no confusion over which peripheral is expected to  
 1283 respond to any request from the peripheral. Returning packets shall be tagged with the ID of the peripheral  
 1284 that sent the packet.

1285 A consequence of bidirectionality is any transmission from the host processor shall contain no more than  
 1286 one packet requiring a peripheral response. This applies regardless of the number of peripherals that may be  
 1287 connected via the Link to the host processor.

## 1288 **8.7 Processor to Peripheral Direction (Processor-Sourced) Packet Data Types**

### 1289 **8.7.1 Processor-sourced Data Type Summary**

1290 The set of transaction types sent from the host processor to a peripheral, such as a display module, are  
 1291 shown in Table 16.

1292

**Table 16 Data Types for Processor-Sourced Packets**

Data Type, hex	Data Type, binary	Description	Packet Size
0x01	00 0001	Sync Event, V Sync Start	Short
0x11	01 0001	Sync Event, V Sync End	Short
0x21	10 0001	Sync Event, H Sync Start	Short
0x31	11 0001	Sync Event, H Sync End	Short
0x07	00 0111	Compression Mode Command	Short
0x08	00 1000	End of Transmission packet (EoTp)	Short
0x02	00 0010	Color Mode (CM) Off Command	Short
0x12	01 0010	Color Mode (CM) On Command	Short
0x22	10 0010	Shut Down Peripheral Command	Short
0x32	11 0010	Turn On Peripheral Command	Short

Data Type, hex	Data Type, binary	Description	Packet Size
0x03	00 0011	Generic Short WRITE, no parameters	Short
0x13	01 0011	Generic Short WRITE, 1 parameter	Short
0x23	10 0011	Generic Short WRITE, 2 parameters	Short
0x04	00 0100	Generic READ, no parameters	Short
0x14	01 0100	Generic READ, 1 parameter	Short
0x24	10 0100	Generic READ, 2 parameters	Short
0x05	00 0101	DCS Short WRITE, no parameters	Short
0x15	01 0101	DCS Short WRITE, 1 parameter	Short
0x06	00 0110	DCS READ, no parameters	Short
0x16	01 0110	Execute Queue	Short
0x37	11 0111	Set Maximum Return Packet Size	Short
0x09	00 1001	Null Packet, no data	Long
0x19	01 1001	Blanking Packet, no data	Long
0x29	10 1001	Generic Long Write	Long
0x39	11 1001	DCS Long Write/write_LUT Command Packet	Long
0x0A	01 1010	Picture Parameter Set	Long
0x0B	00 1011	Compressed Pixel Stream	Long
0x0C	00 1100	Loosely Packed Pixel Stream, 20-bit YCbCr, 4:2:2 Format	Long
0x1C	01 1100	Packed Pixel Stream, 24-bit YCbCr, 4:2:2 Format	Long
0x2C	10 1100	Packed Pixel Stream, 16-bit YCbCr, 4:2:2 Format	Long
0x0D	00 1101	Packed Pixel Stream, 30-bit RGB, 10-10-10 Format	Long
0x1D	01 1101	Packed Pixel Stream, 36-bit RGB, 12-12-12 Format	Long
0x3D	11 1101	Packed Pixel Stream, 12-bit YCbCr, 4:2:0 Format	Long
0x0E	00 1110	Packed Pixel Stream, 16-bit RGB, 5-6-5 Format	Long
0x1E	01 1110	Packed Pixel Stream, 18-bit RGB, 6-6-6 Format	Long
0x2E	10 1110	Loosely Packed Pixel Stream, 18-bit RGB, 6-6-6 Format	Long
0x3E	11 1110	Packed Pixel Stream, 24-bit RGB, 8-8-8 Format	Long
0xX0 and 0xFF, unspecified	XX 0000 XX 1111	DO NOT USE All unspecified codes are reserved	

## 1293 8.7.2 Frame Synchronized Transactions

1294 The display module may optionally support and designate in the manufacturer data sheet if a data type  
 1295 transaction can be frame synchronized. This capability synchronizes the time when data type transactions  
 1296 may take effect in multiple display drivers contained in one display module. If a display module contains  
 1297 multiple display drivers, some set of commands, data types or register writes can be designated as a FSC.

1298 All FSC transactions are placed in a command queue in first-in, first-out order until a controlling display  
 1299 driver receives an Execute Queue Command. The subset of transactions which are designated as FSC is  
 1300 implementation-specific and is outside the scope of this specification.

1301 The command queue execution begins by sending an Execute Queue transaction to a designated controlling  
 1302 display driver via a designated DSI link. At the first internal vertical blanking interval after the controlling  
 1303 display driver receives an Execute Queue, all FSCs in the command queues of all the display drivers are  
 1304 executed. Only FSCs will be placed into a command queue; therefore any transaction not designated as an  
 1305 FSC by the display module is not queued.


1306 After sending an Execute Queue, a DSI transmitter shall not send an FSC until after the last pixel for the  
 1307 frame following the first VSS after receiving the Execute Queue command. The sequence requirement  
 1308 allows a display receiver to flush the present queue before receiving one or more new FSC. This restriction  
 1309 applies in both video and command modes. For clarity, refer to the state diagram in Figure 27.

1310 The depth of the command queue is implementation-specific and outside the scope of this specification.

1311 The method used by the controlling display driver to synchronize execution across multiple display drivers  
 1312 is internal to the display module and outside the scope of this specification.

1313 In order to synchronize commands and maintain accurate timing, the clocking of multiple DSI links should  
 1314 rely on one common timing source in the host processor.

1315 Figure 27 is an example showing when FSC are queued, restricted from being sent and executed when  
 1316 using video mode. The same sequence is in force in command mode where queued commands are executed  
 1317 at the internal vertical blanking interval of the display driver.



1318

1319

**Figure 27 Frame Synchronized Transaction Timing and State Diagram**

## 1320 **8.8 Processor-to-Peripheral Transactions – Detailed Format Description**

### 1321 **8.8.1 Sync Event (H Start, H End, V Start, V End), Data Type = XX 0001 (0xX1)**

1322 Sync Events are Short packets and, therefore, can time-accurately represent events like the start and end of  
 1323 sync pulses. As “start” and “end” are separate and distinct events, the length of sync pulses, as well as  
 1324 position relative to active pixel data, e.g. front and back porch display timing, may be accurately conveyed  
 1325 to the peripheral. The Sync Events are defined as follows:

- 1326 • Data Type = 00 0001 (0x01) V Sync Start
- 1327 • Data Type = 01 0001 (0x11) V Sync End
- 1328 • Data Type = 10 0001 (0x21) H Sync Start
- 1329 • Data Type = 11 0001 (0x31) H Sync End

1330 In order to represent timing information as accurately as possible a V Sync Start event represents the start  
 1331 of the VSA and also implies an H Sync Start event for the first line of the VSA. Similarly, a V Sync End  
 1332 event implies an H Sync Start event for the last line of the VSA. If the host processor sources interlaced  
 1333 video, horizontal sync timing follows standard interlaced video conventions for the video format being used  
 1334 and are beyond the scope of this document. See [CEA01] for timing details of interlaced video formats. The  
 1335 first field of interlaced video follows the same rules to imply H Sync Start. The peripheral (display), when  
 1336 receiving the interlaced second video field, shall not imply an H Sync Start at the V Sync Start and V Sync  
 1337 End timing. Refer to Annex C for a detailed progression order of event packets for progressive scan and  
 1338 interlaced scan video timing.

1339 Sync events should occur in pairs, Sync Start and Sync End, if accurate pulse-length information needs to  
 1340 be conveyed. Alternatively, if only a single point (event) in time is required, a single sync event (normally,  
 1341 Sync Start) may be transmitted to the peripheral. Sync events may be concatenated with blanking packets to  
 1342 convey inter-line timing accurately and avoid the overhead of switching between LPS and HS for every  
 1343 event. Note there is a power penalty for keeping the data line in HS mode, however.

1344 Display modules that do not need traditional sync/blanking/pixel timing should transmit pixel data in a  
 1345 high-speed burst then put the bus in Low Power Mode, for reduced power consumption. The recommended  
 1346 burst size is a scan line of pixels, which may be temporarily stored in a line buffer on the display module.

#### 1347 **8.8.1.1 Sync Event Payloads**

1348 Limited use of a Sync Event payload in a Short packet might send information from a host processor to a  
 1349 display peripheral. This technique is useful for one-byte payloads, in particular when an effect might apply  
 1350 at the beginning, or end, of the frame, and when using a DCS Short WRITE might not be desirable, or  
 1351 supported.

1352 The Data 0 payload of a V Sync Start Event shall indicate if special data payload is present. If Data 0 =  
 1353 0x00, the peripheral may ignore the contents of the remaining payload bytes. If any bit of Data 0 is not  
 1354 zero, the peripheral shall interpret the contents of Data 1 payload based of the context defined in Table 17.

1355

**Table 17 Context Definitions for Vertical Sync Start Event Data 0 Payload**

Bit	Definition
7	Reserved for future use as the payload extension indicator when more than one payload byte might be present.
6	Reserved
5	Reserved
4	Reserved
3	3D Control payload is present
2	Reserved
1	Reserved
0	Reserved

1356

**8.8.1.2 Stereoscopic Display Control in Video Mode (3D Control)**

1357 DSI supports viewing a stereoscopic image with a display peripheral operating in video mode. The method  
 1358 of data delivery to the display peripheral shall be specified using the Short-packet Data 1 payload in the  
 1359 VSS at the beginning of a frame. A host processor shall send 3D Control information at every change of the  
 1360 3D Control information, or more frequently, as specified in the display peripheral data sheet. The bits of the  
 1361 Data 1 payload are summarized in Table 18.

1362

**Table 18 3D Control Payload in Vertical Sync Start Event Data 1 Payload**

Bit	Description1
7	Reserved, set to '0'.
6	Reserved, set to '0'.
5	3DL/R – Left / Right Order
4	3DVSYNC – Second VSYNC Enabled between Left and Right Images
3	3DFMT[1:0] (B3:2) – 3D Image Format
2	
1	3DMODE[1:0] (B[1:0]) – 3D Mode On / Off, Display Orientation
0	

1363

1. See Section 5.1 of [MIPI05] for detailed descriptions.

1364

**8.8.2 EoTp, Data Type = 00 1000 (0x08)**

1365 This short packet is used for indicating the end of a HS transmission to the data link layer. As a result,  
 1366 detection of the end of HS transmission may be decoupled from physical layer characteristics. [MIPI04]  
 1367 defines an EoT sequence composed of a series of all 1's or 0's depending on the last bit of the last packet  
 1368 within a HS transmission. Due to potential errors, the EoT sequence could be interpreted incorrectly as  
 1369 valid data types. Although EoT errors are not expected to happen frequently, the addition of this packet will  
 1370 enhance overall system reliability.

1371

1372 Devices compliant to earlier revisions of the DSI specification do not support EoTp generation or detection.  
 1373 A Host or peripheral device compliant to this revision of DSI specification shall incorporate capability of  
 1374 supporting EoTp. The device shall also provide an implementation-specific means for enabling and  
 disabling this capability to ensure interoperability with earlier DSI devices that do not support the EoTp.

1375 The main objective of the EoTp is to enhance overall robustness of the system during HS transmission  
 1376 mode. Therefore, DSI transmitters should not generate an EoTp when transmitting in LP mode. The Data  
 1377 Link layer of DSI receivers shall detect and interpret arriving EoTps regardless of transmission mode (HS  
 1378 or LP modes) in order to decouple itself from the physical layer. Table 19 describes how DSI mandates  
 1379 EoTp support for different transmission and reception modes.

1380 **Table 19 EoT Support for Host and Peripheral**

DSI Host (EoT capability enabled)				DSI Peripheral (EoT capability enabled)			
HS Mode		LP Mode		HS Mode		LP Mode	
Receive	Transmit	Receive	Transmit	Receive	Transmit	Receive	Transmit
Not Applicable	“Shall”	“Shall”	“Should not”	“Shall”	Not Applicable	“Shall”	“Should not”

1381 Unlike other DSI packets, an EoTp has a fixed format as follows:

- 1382 • Data Type = DI [5:0] = 0b001000
- 1383 • Virtual Channel = DI [7:6] = 0b00
- 1384 • Payload Data [15:0] = 0x0F0F
- 1385 • ECC [7:0] = 0x01

1386 The virtual channel identifier associated with an EoTp is fixed to 0, regardless of the number of different  
 1387 virtual channels present within the same transmission. For multi-Lane systems, the EoTp bytes are  
 1388 distributed across multiple Lanes.

### 1389 **8.8.3 Color Mode Off Command, Data Type = 00 0010 (0x02)**

1390 *Color Mode Off* is a Short packet command that returns a Video Mode display module from low-color  
 1391 mode to normal display operation.

### 1392 **8.8.4 Color Mode On Command, Data Type = 01 0010 (0x12)**

1393 *Color Mode On* is a Short packet command that switches a Video Mode display module to a low-color  
 1394 mode for power saving.

### 1395 **8.8.5 Shutdown Peripheral Command, Data Type = 10 0010 (0x22)**

1396 *Shutdown Peripheral* command is a Short packet command that turns off the display in a Video Mode  
 1397 display module for power saving. Note the interface shall remain powered in order to receive the turn-on,  
 1398 or wake-up, command.

### 1399 **8.8.6 Turn On Peripheral Command, Data Type = 11 0010 (0x32)**

1400 *Turn On Peripheral* command is Short packet command that turns on the display in a Video Mode display  
 1401 module for normal display operation.



1402 **8.8.7 Generic Short WRITE Packet with 0, 1, or 2 parameters, Data Types = 00**  
 1403 **0011 (0x03), 01 0011 (0x13), 10 0011 (0x23), Respectively**

1404 *Generic Short WRITE* command is a Short packet type for sending generic data to the peripheral. The  
 1405 format and interpretation of the contents of this packet are outside the scope of this document. It is the  
 1406 responsibility of the system designer to ensure that both the host processor and peripheral agree on the  
 1407 format and interpretation of such data.

1408 The complete packet shall be four bytes in length including an ECC byte. The two Data Type MSBs, bits  
 1409 [5:4], indicate the number of valid parameters (0, 1, or 2). For single-byte parameters, the parameter shall  
 1410 be sent in the first data byte following the DI byte and the second data byte shall be set to 0x00.

1411 **8.8.8 Generic READ Request with 0, 1, or 2 Parameters, Data Types = 00 0100**  
 1412 **(0x04), 01 0100 (0x14), 10 0100(0x24), Respectively**

1413 *Generic READ* request is a Short packet requesting data from the peripheral. The format and interpretation  
 1414 of the parameters of this packet, and of returned data, are outside the scope of this document. It is the  
 1415 responsibility of the system designer to ensure that both the host processor and peripheral agree on the  
 1416 format and interpretation of such data.

1417 Returned data may be of Short or Long packet format. Note the *Set Max Return Packet Size* command  
 1418 limits the size of returning packets so that the host processor can prevent buffer overflow conditions when  
 1419 receiving data from the peripheral. If the returning block of data is larger than the maximum return packet  
 1420 size specified, the read response will require more than one transmission. The host processor shall send  
 1421 multiple Generic READ requests in separate transmissions if the requested data block is larger than the  
 1422 maximum packet size.

1423 The complete packet shall be four bytes in length including an ECC byte. The two Data Type MSBs, bits  
 1424 [5:4], indicate the number of valid parameters (0, 1, or 2). For single byte parameters, the parameter shall  
 1425 be sent in the first data byte following the DI byte and the second data byte shall be set to 0x00.

1426 Since this is a read command, BTA shall be asserted by the host processor following this request.

1427 The peripheral shall respond to Generic READ Request in one of the following ways:

- 1428 • If an error was detected by the peripheral, it shall send *Acknowledge and Error Report*. If an ECC  
 1429 error in the request was detected and corrected, the peripheral shall transmit the requested READ  
 1430 data packet with the *Acknowledge and Error Report* packet appended, in the same transmission.
- 1431 • If no error was detected by the peripheral, it shall send the requested READ packet (Short or  
 1432 Long) with appropriate ECC and Checksum, if Checksum is enabled.

1433 A Generic READ request shall be the only, or last, packet of a transmission. Following the transmission the  
 1434 host processor sends BTA. Having given control of the bus to the peripheral, the host processor will expect  
 1435 the peripheral to transmit the appropriate response packet and then return bus possession to the host  
 1436 processor.

1437 **8.8.9 DCS Commands**

1438 DCS is a standardized command set intended for Command Mode display modules. The interpretation of  
 1439 DCS commands is supplied in [MIPI01].

1440 For DCS short commands, the first byte following the Data Identifier Byte is the *DCS Command Byte*. If  
 1441 the DCS command does not require parameters, the second payload byte shall be 0x00.

1442 If a DCS Command requires more than one parameter, the command shall be sent as a Long Packet type.

1443 **8.8.9.1 DCS Short Write Command, 0 or 1 parameter, Data Types = 00 0101 (0x05), 01**  
1444 **0101 (0x15), Respectively**

1445 *DCS Short Write* command is used to write a single data byte to a peripheral such as a display module. The  
1446 packet is a Short packet composed of a Data ID byte, a DCS Write command, an optional parameter byte  
1447 and an ECC byte. Data Type bit 4 shall be set to 1 if there is a valid parameter byte, and shall be set to 0 if  
1448 there is no valid parameter byte. If a parameter is not required, the parameter byte shall be 0x00. If *DCS*  
1449 *Short Write* command, followed by BTA, is sent to a bidirectional peripheral, the peripheral shall respond  
1450 with ACK Trigger Message unless an error was detected in the host-to-peripheral transmission. If the  
1451 peripheral detects an error in the transmission, the peripheral shall respond with *Acknowledge and Error*  
1452 *Report*. If the peripheral is a Video Mode display on a unidirectional DSI, it shall ignore BTA. See Table  
1453 22.

1454 **8.8.9.2 DCS Read Request, No Parameters, Data Type = 00 0110 (0x06)**

1455 DCS READ commands are used to request data from a display module. This packet is a Short packet  
1456 composed of a Data ID byte, a DCS Read command, a byte set to 0x00 and an ECC byte. Since this is a  
1457 read command, BTA shall be asserted by the host processor following completion of the transmission.  
1458 Depending on the type of READ requested in the DCS Command Byte, the peripheral may respond with a  
1459 DCS Short Read Response or DCS Long Read Response.

1460 The read response may be more than one packet in the case of DCS Long Read Response, if the returning  
1461 block of data is larger than the maximum return packet size specified. In that case, the host processor shall  
1462 send multiple DCS Read Request commands to transfer the complete data block. See Section 8.8.10 for  
1463 details on setting the read packet size.

1464 The peripheral shall respond to DCS READ Request in one of the following ways:

- 1465 • If an error was detected by the peripheral, it shall send *Acknowledge and Error Report*. If an ECC  
1466 error in the request was detected and corrected, the peripheral shall send the requested READ data  
1467 packet followed by the *Acknowledge and Error Report* packet in the same transmission.
- 1468 • If no error was detected by the peripheral, it shall send the requested READ packet (Short or  
1469 Long) with appropriate ECC and Checksum, if either or both features are enabled.

1470 A DCS Read Request packet shall be the only, or last, packet of a transmission. Following the transmission,  
1471 the host processor sends BTA. Having given control of the bus to the peripheral, the host processor will  
1472 expect the peripheral to transmit the appropriate response packet and then return bus possession to the host  
1473 processor.

1474 **8.8.9.3 DCS Long Write / write\_LUT Command, Data Type = 11 1001 (0x39)**

1475 *DCS Long Write/write\_LUT Command* is used to send larger blocks of data to a display module that  
1476 implements the Display Command Set.

1477 The packet consists of the DI byte, a two-byte WC, an ECC byte, followed by the *DCS Command Byte*, a  
1478 payload of length WC minus one bytes, and a two-byte checksum.

1479 **8.8.10 Set Maximum Return Packet Size, Data Type = 11 0111 (0x37)**

1480 *Set Maximum Return Packet Size* is a four-byte command packet (including ECC) that specifies the  
1481 maximum size of the payload in a Long packet transmitted from peripheral back to the host processor. The  
1482 order of bytes in *Set Maximum Return Packet Size* is: Data ID, two-byte value for maximum return packet

1483 size, followed by the ECC byte. Note that the two-byte value is transmitted with LS byte first. This  
1484 command shall be ignored by peripherals with unidirectional DSI interfaces.

1485 During a power-on or Reset sequence, the Maximum Return Packet Size shall be set by the peripheral to a  
1486 default value of one. This parameter should be set by the host processor to the desired value in the  
1487 initialization routine before commencing normal operation.

#### 1488 **8.8.11 Null Packet (Long), Data Type = 00 1001 (0x09)**

1489 *Null Packet* is a mechanism for keeping the serial Data Lane(s) in High-Speed mode while sending dummy  
1490 data. This is a Long packet. Like all packets, its content shall be an integer number of bytes.

1491 The Null Packet consists of the DI byte, a two-byte WC, ECC byte, and “null” payload of WC bytes,  
1492 ending with a two-byte Checksum. Actual data values sent are irrelevant because the peripheral does not  
1493 capture or store the data. However, ECC and Checksum shall be generated and transmitted to the  
1494 peripheral.

#### 1495 **8.8.12 Blanking Packet (Long), Data Type = 01 1001 (0x19)**

1496 A Blanking packet is used to convey blanking timing information in a Long packet. Normally, the packet  
1497 represents a period between active scan lines of a Video Mode display, where traditional display timing is  
1498 provided from the host processor to the display module. The blanking period may have *Sync Event* packets  
1499 interspersed between blanking segments. Like all packets, the Blanking packet contents shall be an integer  
1500 number of bytes. Blanking packets may contain arbitrary data as payload.

1501 The Blanking packet consists of the DI byte, a two-byte WC, an ECC byte, a payload of length WC bytes,  
1502 and a two-byte checksum.

#### 1503 **8.8.13 Generic Long Write, Data Type = 10 1001 (0x29)**


1504 *Generic Long Write Packet* is used to transmit arbitrary blocks of data from a host processor to a peripheral  
1505 in a Long packet. The packet consists of the DI byte, a two-byte WC, an ECC byte, a payload of length WC  
1506 bytes and a two-byte checksum.

#### 1507 **8.8.14 Loosely Packed Pixel Stream, 20-bit YCbCr 4:2:2 Format, Data Type = 00 1508 1100 (0x0C)**

1509 *Loosely Packed Pixel Stream 20-bit YCbCr 4:2:2 Format* shown in Figure 28 is a Long packet used to  
1510 transmit image data formatted as 20-bits per pixel to a Video Mode display module. The packet consists of  
1511 the DI byte, a two-byte, non-zero WC, an ECC byte, a payload of length WC bytes and a two-byte  
1512 Checksum.

1513 When transmitting standard definition video, e.g. NTSC 480i30 or PAL 525i25, the pixel format is ITU-R  
1514 Recommendation BT.601 (see [ITU01]). When transmitting high definition video, e.g. 1080i25, 1080i30 or  
1515 720p60, the pixel format is ITU-R Recommendation BT.709 (see [ITU02]). Component ordering follows  
1516 ITU-R Recommendation BT.656 (see [ITU03]).

1517 A pixel shall have ten bits for each of the Y-, Cb-, and Cr-components loosely packed into 12-bit fields as  
1518 shown in Figure 28. The 10-bit component value shall be justified such that the most significant bits of the  
1519 12-bit field, b[11:2] holds the 10-bit component value, d[9:0]. The least significant bits of the 12-bit field,  
1520 b[1:0], shall be 00b. Within a component, the LSB is sent first, the MSB last.



1521

1522

**Figure 28 20-bit per Pixel – YCbCr 4:2:2 Format, Long Packet**

1523 With this format, pixel boundaries align with certain byte boundaries. The value in WC (size of payload in  
 1524 bytes) shall be any non-zero value divisible into an integer by six. Allowable values for WC = {6, 12, 18,...  
 1525 65 532}.

1526 **8.8.15 Packed Pixel Stream, 24-bit YCbCr 4:2:2 Format, Data Type = 01 1100**  
 1527 **(0x1C)**


1528 ***Packed Pixel Stream 24-bit YCbCr 4:2:2 Format shown in***

1529 Figure 29 is a Long packet used to transmit image data formatted as 24-bits per pixel to a Video Mode  
 1530 display module. The packet consists of the DI byte, a two-byte, non-zero WC, an ECC byte, a payload of  
 1531 length WC bytes and a two-byte Checksum.

1532 When transmitting standard definition video, e.g. NTSC 480i30 or PAL 525i25, the pixel format is ITU-R  
 1533 Recommendation BT.601 (see [ITU01]). When transmitting high definition video, e.g. 1080i25, 1080i30 or  
 1534 720p60, the pixel format is ITU-R Recommendation BT.709 (see [ITU02]). Component ordering follows  
 1535 ITU-R Recommendation BT.656 (see [ITU03]).

1536 **A pixel shall have twelve bits for each of the Y-, Cb-, and Cr-components as shown in**

1537 Figure 29. Within a component, the LSB is sent first, the MSB last.



1538

1539

**Figure 29 24-bit per Pixel – YCbCr 4:2:2 Format, Long Packet**

1540 With this format, pixel boundaries align with certain byte boundaries. The value in WC (size of payload in  
 1541 bytes) shall be any non-zero value divisible into an integer by six. Allowable values for WC = {6, 12, 18,...  
 1542 65 532}.


1543 **8.8.16 Packed Pixel Stream, 16-bit YCbCr 4:2:2 Format, Data Type = 10 1100**  
 1544 **(0x2C)**

1545 *Packed Pixel Stream 16-bit YCbCr 4:2:2 Format* shown in Figure 30 is a Long packet used to transmit  
 1546 image data formatted as 16-bits per pixel to a Video Mode display module. The packet consists of the DI  
 1547 byte, a two-byte, non-zero WC, an ECC byte, a payload of length WC bytes and a two-byte Checksum.

1548 When transmitting standard definition video, e.g. NTSC 480i30 or PAL 525i25, the pixel format is ITU-R  
 1549 Recommendation BT.601 (see [ITU01]). When transmitting high definition video, e.g. 1080i25, 1080i30 or

1550 720p60, the pixel format is ITU-R Recommendation BT.709 (see [ITU02]). Component ordering follows  
 1551 ITU-R Recommendation BT.656 (see [ITU03]).

1552 A pixel shall have eight bits for each of the Y-, Cb-, and Cr-components. Within a component, the LSB is  
 1553 sent first, the MSB last.



1554


1555

**Figure 30 16-bit per Pixel – YCbCr 4:2:2 Format, Long Packet**

1556 With this format, pixel boundaries align with certain byte boundaries. The value in WC (size of payload in  
 1557 bytes) shall be any non-zero value divisible into an integer by four. Allowable values for WC = {4, 8, 12,...  
 1558 65 532}.

1559 **8.8.17 Packed Pixel Stream, 30-bit Format, Long Packet, Data Type = 00 1101**  
 1560 **(0x0D)**

1561 *Packed Pixel Stream 30-Bit Format* shown in Figure 31 is a Long packet used to transmit image data  
 1562 formatted as 30-bit pixels to a Video Mode display module. The packet consists of the DI byte, a two-byte,  
 1563 non-zero WC, an ECC byte, a payload of length WC bytes and a two-byte Checksum. The pixel format is  
 1564 red (10 bits), green (10 bits) and blue (10 bits), in that order. Within a color component, the LSB is sent  
 1565 first, the MSB last.



1566  
1567

**Figure 31 30-bit per Pixel (Packed) – RGB Color Format, Long Packet**


1568 This format uses sRGB color space. However, this Data Type may apply to other color spaces or data  
1569 transfers using 30-bits per pixel when the color space, or related formatting information, is explicitly  
1570 defined by a prior display command. For example, a future revision of [MIPI01] may extend the Data Type  
1571 to include color spaces that differ from sRGB. The scope and nature of the formatting command is outside  
1572 the scope of this document.

1573 With this format, pixel boundaries align with byte boundaries every four pixels (fifteen bytes). The total  
1574 line width (displayed plus non-displayed pixels) should be a multiple of fifteen bytes. However, the value  
1575 in WC (size of payload in bytes) shall not be restricted to non-zero values divisible by fifteen.

1576 Any trailing bits within a byte not entirely used by pixel data shall be zero. For example, a packet with only  
1577 one pixel requires two trailing zero bits in the fourth data byte. If the pixel RGB value is 0b1111111111  
1578 1111111111 1111111111, the fourth byte value equals 0x3F. The entire packet with VC = 0b00 would be  
1579 0x0D 01 00 1E FF FF FF 3F B4 36.

1580 **8.8.18 Packed Pixel Stream, 36-bit Format, Long Packet, Data Type = 01 1101**  
1581 **(0x1D)**

1582 *Packed Pixel Stream 36-Bit Format* shown in Figure 32 is a Long packet used to transmit image data  
1583 formatted as 36-bit pixels to a Video Mode display module. The packet consists of the DI byte, a two-byte,  
1584 non-zero WC, an ECC byte, a payload of length WC bytes and a two-byte Checksum. The pixel format is  
1585 red (12 bits), green (12 bits) and blue (12 bits), in that order. Within a color component, the LSB is sent  
1586 first, the MSB last.



1587

1588

**Figure 32 36-bit per Pixel (Packed) – RGB Color Format, Long Packet**

1589 This format uses sRGB color space. However, this Data Type may apply to other color spaces or data  
 1590 transfers using 36-bits per pixel when the color space, or related formatting information, is explicitly  
 1591 defined by a prior display command. For example, a future revision of [MIPI01] may extend the Data Type  
 1592 to include color spaces that differ from sRGB. The scope and nature of the formatting command is outside  
 1593 the scope of this document.

1594 With this format, pixel boundaries align with byte boundaries every two pixels (nine bytes). The total line  
 1595 width (displayed plus non-displayed pixels) should be a multiple of nine bytes. However, the value in WC  
 1596 (size of payload in bytes) shall not be restricted to non-zero values divisible by nine.

1597 Any trailing bits within a byte not entirely used by pixel data shall be zero. For example, a packet with only  
 1598 one pixel requires four trailing zero bits in the fifth payload byte. If the pixel RGB value is  
 1599 0b111111111111 111111111111 111111111111, the fifth byte value equals 0x0F. The entire packet with  
 1600 VC = 0b00 would be 0x1D 01 00 0D FF FF FF FF 0F 4C 1C.


### 1601 **8.8.19 Packed Pixel Stream, 12-bit YCbCr 4:2:0 Format, Data Type = 11 1101** 1602 **(0x3D)**

1603 *Packed Pixel Stream 12-bit YCbCr 4:2:0 Format* shown in Figure 33 and Figure 34 is a Long packet used  
 1604 to transmit image data formatted as 12-bits per pixel to a Video Mode display module. The packet consists  
 1605 of the DI byte, a two-byte, non-zero WC, an ECC byte, a payload of length WC bytes and a two-byte  
 1606 Checksum.

1607 When transmitting standard definition video, e.g. NTSC 480i30 or PAL 525i25, the pixel format is ITU-R  
 1608 Recommendation BT.601 (see [ITU01]). When transmitting high definition video, e.g. 1080i25, 1080i30 or  
 1609 720p60, the pixel format is ITU-R Recommendation BT.709 (see [ITU02]).

1610 A pixel shall have eight bits for each of the Y-, Cb-, and Cr-components. Within a component, the LSB is  
 1611 sent first, the MSB last. Cb- and Y-components are sent on odd lines as shown in Figure 33 while Cr- and  
 1612 Y-components are sent on even lines as shown in Figure 34.






1613

1614

**Figure 33 12-bit per Pixel – YCbCr 4:2:0 Format (Odd Line), Long Packet**



1615


1616

**Figure 34 12-bit per Pixel – YCbCr 4:2:0 Format (Even Line), Long Packet**

1617 The value in WC (size of payload in bytes) shall be any non-zero value divisible into an integer by three.  
 1618 Allowable values for WC = {3, 6, 9,... 65 535}.

1619 **8.8.20 Packed Pixel Stream, 16-bit Format, Long Packet, Data Type 00 1110**  
 1620 **(0x0E)**

1621 *Packed Pixel Stream 16-Bit Format* shown in Figure 35 is a Long packet used to transmit image data  
 1622 formatted as 16-bit pixels to a Video Mode display module. The packet consists of the DI byte, a two-byte  
 1623 WC, an ECC byte, a payload of length WC bytes and a two-byte checksum. Pixel format is five bits red, six  
 1624 bits green, five bits blue, in that order. Note that the “Green” component is split across two bytes. Within a  
 1625 color component, the LSB is sent first, the MSB last.



1626

1627

**Figure 35 16-bit per Pixel – RGB Color Format, Long Packet**

1628

With this format, pixel boundaries align with byte boundaries every two bytes. The total line width (displayed plus non-displayed pixels) should be a multiple of two bytes.

1629

1630

Normally, the display module has no frame buffer of its own, so all image data shall be supplied by the host processor at a sufficiently high rate to avoid flicker or other visible artifacts.

1631

1632

**8.8.21 Packed Pixel Stream, 18-bit Format, Long Packet, Data Type = 01 1110 (0x1E)**

1633

1634


*Packed Pixel Stream 18-Bit Format (Packed)* shown in Figure 36 is a Long packet. It is used to transmit RGB image data formatted as pixels to a Video Mode display module that displays 18-bit pixels. The packet consists of the DI byte, a two-byte WC, an ECC byte, a payload of length WC bytes and a two-byte Checksum. Pixel format is red (6 bits), green (6 bits) and blue (6 bits), in that order. Within a color component, the LSB is sent first, the MSB last.

1635

1636

1637

1638



1639

1640

**Figure 36 18-bit per Pixel (Packed) – RGB Color Format, Long Packet**


1641 Note that pixel boundaries only align with byte boundaries every four pixels (nine bytes). Preferably,  
 1642 display modules employing this format have a horizontal extent (width in pixels) evenly divisible by four,  
 1643 so no partial bytes remain at the end of the display line data. If the active (displayed) horizontal width is not  
 1644 a multiple of four pixels, the transmitter shall send additional fill pixels at the end of the display line to  
 1645 make the transmitted width a multiple of four pixels. The receiving peripheral shall not display the fill  
 1646 pixels when refreshing the display device. For example, if a display device has an active display width of  
 1647 399 pixels, the transmitter should send 400 pixels in one or more packets. The receiver should display the  
 1648 first 399 pixels and discard the last pixel of the transmission.

1649 With this format, the total line width (displayed plus non-displayed pixels) should be a multiple of four  
 1650 pixels (nine bytes).

1651 **8.8.22 Pixel Stream, 18-bit Format in Three Bytes, Long Packet, Data Type = 10**  
 1652 **1110 (0x2E)**

1653 In the *18-bit Pixel Loosely Packed* format, each R, G, or B color component is six bits, but is shifted to the  
 1654 upper bits of the byte, such that the valid pixel bits occupy bits [7:2] of each byte as shown in

1655 Figure 37. Bits [1:0] of each payload byte representing active pixels are ignored. As a result, each pixel  
 1656 requires three bytes as it is transmitted across the Link. This requires more bandwidth than the “packed”  
 1657 format, but requires less shifting and multiplexing logic in the packing and unpacking functions on each  
 1658 end of the Link.



1659

1660

**Figure 37 18-bit per Pixel (Loosely Packed) – RGB Color Format, Long Packet**


1661 This format is used to transmit RGB image data formatted as pixels to a Video Mode display module that  
 1662 displays 18-bit pixels. The packet consists of the DI byte, a two-byte WC, an ECC byte, a payload of length  
 1663 WC bytes and a two-byte Checksum. The pixel format is red (6 bits), green (6 bits) and blue (6 bits) in that  
 1664 order. Within a color component, the LSB is sent first, the MSB last.

1665 With this format, pixel boundaries align with byte boundaries every three bytes. The total line width  
 1666 (displayed plus non-displayed pixels) should be a multiple of three bytes.

1667 **8.8.23 Packed Pixel Stream, 24-bit Format, Long Packet, Data Type = 11 1110**  
 1668 **(0x3E)**

1669 *Packed Pixel Stream 24-Bit Format* shown in

1670 Figure 38 is a Long packet. It is used to transmit image data formatted as 24-bit pixels to a Video Mode  
 1671 display module. The packet consists of the DI byte, a two-byte WC, an ECC byte, a payload of length WC  
 1672 bytes and a two-byte Checksum. The pixel format is red (8 bits), green (8 bits) and blue (8 bits), in that  
 1673 order. Each color component occupies one byte in the pixel stream; no components are split across byte  
 1674 boundaries. Within a color component, the LSB is sent first, the MSB last.



1675

1676


**Figure 38 24-bit per Pixel – RGB Color Format, Long Packet**

1677 With this format, pixel boundaries align with byte boundaries every three bytes. The total line width  
 1678 (displayed plus non-displayed pixels) should be a multiple of three bytes.

1679 **8.8.24 Compressed Pixel Stream, Long Packet, Data Type = 00 1011 (0x0B)**

1680 The Compressed Pixel Stream is a long packet that carries compressed data to a Video Mode display  
 1681 module. This packet shall consist of a DI byte, a two-byte non-zero WC, an ECC byte, a payload  
 1682 containing WC bytes and a two-byte checksum, shown in Figure 39.

1683 This is an optional packet, but if the pixel data is compressed, this packet shall carry the compressed image  
 1684 data when the Compression Mode packet (Section 8.8.25) has signaled that compression is enabled. The  
 1685 Compressed Pixel Stream’s structure shall follow requirements defined in Section 8.13 and the compressed  
 1686 image data shall be an integral number of bytes.




1687  
 1688

**Figure 39 Compressed Pixel Stream Format, Long Packet**

1689 A compressed image is composed of data slices (a full slice usually ranges over several lines). The packet  
 1690 carries data from one or more compressed slice segments (called slice-widths) or chunks within one line  
 1691 time period. An annex in this specification can limit the number of slice-widths of data carried in one line  
 1692 time. See Annex D for deploying the coding system in [VESA01].

1693 The following two figures illustrate transporting a single slice-width of data or transporting multiple slice-  
 1694 widths of data in this packet. The slices have the same horizontal size that equates to the same packet size  
 1695 in a constant bit rate coding system. This behavior is defined by the coding system.

1696 For example, if the image is compressed to have one slice-width of data horizontally, Figure 40 (a) shows  
 1697 the portion of slice 0 transported in line time period j is fully contained in one packet. In this case, Figure  
 1698 40 (a) is the only means to transport this portion of the slice-width of data. If the image is compressed to  
 1699 have more slices horizontally, Figure 40 (b) shows the Compressed Pixel Stream packet contains multiple  
 1700 slice-widths of data.




1701  
 1702

**Figure 40 One Line Containing One Packet with Data from One or More Compressed Slices**

1703 If the image is compressed to have more than one slice horizontally, an integral number of slice-widths of  
 1704 data may be carried by sequential Compressed Pixel Stream packets in one line time j. Figure 41 shows  
 1705 sequential packets that can contain slice-widths of data. This is one method that can segregate slice-widths  
 1706 when the receiver has multiple instantiations of decoders and this packet structure is used to identify slice-  
 1707 width boundaries.



Key:  Sync event(s)

1708

1709

**Figure 41 One Line Containing More than One Compressed Pixel Stream Packet**

1710

The Compressed Pixel Stream does not limit usage to any specific MIPI-compliant bitstream or standard.

1711

This packet shall only carry compressed image data with any pixel arrangement or component depth

1712

supported by the decoder.

1713

### 8.8.25 Compression Mode Command, Data Type = 00 0111 (0x07)

1714

Some display stream compression parameters may be configured using the Compression Mode Command, which is a short packet consisting of a DI byte, a two-byte payload and an ECC byte.

1715

1716

This packet signals whether compression is enabled or disabled and the coding system used to create a

1717

bitstream or codestream that is carried by the Compressed Pixel Stream data type transaction. See Section

1718

8.8.24.

1719

This data type writes the compression mode parameters listed in Table 20 to the peripheral in advance of the codestream with timing dependency or event dependency defined by requirements in Section 8.13.4.

1720

1721

**Table 20 Compression Mode Parameters<sup>1</sup>**

SP Byte	Bit Location	Bit Description And Assigned Values
Data 0	7:6	Reserved, bits equal 0
Data 0	5:4	PPS selector 00 = PPS Table 1 (or no tables stored, default reset value) 01 = PPS Table 2 10 = PPS Table 3 11 = PPS Table 4
Data 0	3	Reserved
Data 0	2:1	Algorithm identifier 00 = VESA DSC Standard 1.1 11 = vendor-specific algorithm 01, 10 = reserved, not used
Data 0	0	0 = compression disabled (default) 1 = compression enabled
Data 1	7:0	Reserved, bits equal 0

1. Applies to video mode or command mode. In command mode, all bits are readable and writable, except reserved bits that use a defined value or are disallowed.

1722

The Command mode contains a two-bit PPS Selector that may be used to enable a pre-stored PPS Table for

1723

controlling the compression decoder parameters. The processor sends this data type to change the decoder

1724

parameters that shall take effect following the next vertical sync or internal vertical sync (if using command

1725

mode). The PPS Selector is an optional field; if no table is stored in the receiver, the selector shall be 00b.

### 1726 **8.8.26 Picture Parameter Set (0x0A)**

1727 The Picture Parameter Set (PPS) data type is a long packet used to transmit a pre-defined set of parameters  
1728 that control a compression coding system. The packet shall consist of a DI byte, a two-byte, non-zero WC,  
1729 an ECC byte, a payload containing WC bytes, and a two-byte checksum.

1730 The size, content and timing context of this long packet is defined by the coding system designated in the  
1731 Compression Mode data type, Section 8.8.25, and transported in the Compressed Image Format data type,  
1732 Section 8.8.24. Using this long packet, for example, may replace adding header markers to a bitstream.

1733 When transporting the DSC bitstream, refer to guidelines and normative requirements in Annex D.

1734 If the peripheral receiver supports multiple, stored PPS tables, the received new PPS data is stored in the  
1735 table designated by the Compression Mode PPS Selector if the table is writable.

### 1736 **8.8.27 Execute Queue (0x16)**

1737 Execute Queue is a short packet sent to one display driver that controls and synchronizes other display  
1738 drivers in a display module to execute frame synchronized commands (FSC) stored in an execution queue.  
1739 Each display driver within a display module may have stored one or more commands in an execution  
1740 queue.

1741 The display driver receiving the Execute Queue shall:

- 1742 1. Synchronize display drivers to execute queued FSC coincident with the next vertical sync pulse or  
1743 event, if using video mode.
- 1744 2. Synchronize display drivers to execute queued FSC coincident with the next tearing effect internally  
1745 processed by the display driver when in command mode.

1746 The display driver receiving the Execute Queue contains a mechanism to synchronize each display driver to  
1747 initiate processing of the queued commands. The means to synchronize separate display drivers is not  
1748 within scope of this specification.

1749 The values of short packet data bytes 0 and 1 are unspecified and ignored by the peripheral.

1750 Execute Queue sent to DDICs other than the master DDIC are allowed but are ignored.

### 1751 **8.8.28 DO NOT USE and Reserved Data Types**

1752 Data Type codes with four LSBs = 0000 or 1111 shall not be used. All other non-specified Data Type  
1753 codes are reserved.

1754 Note that DT encoding is specified so that all data types have at least one 0-1 or 1-0 transition in the four  
1755 bits DT bits [3:0]. This ensures a transition within the first four bits of the serial data stream of every  
1756 packet. DSI protocol or the PHY can use this information to determine quickly, following the end of each  
1757 packet, if the next bits represent the start of a new packet (transition within four bits) or an EoT sequence  
1758 (no transition for at least four bits).

## 1759 **8.9 Peripheral-to-Processor (Reverse Direction) LP Transmissions**

1760 All Command Mode systems require bidirectional capability for returning READ data, acknowledge, or  
1761 error information to the host processor. Multi-Lane systems shall use Lane 0 for all peripheral-to-processor  
1762 transmissions; other Lanes shall be unidirectional.



1763 Reverse-direction signaling shall only use LP (Low Power) mode of transmission.

1764 Simple, low-cost systems using display modules which work exclusively in Video Mode may be  
 1765 configured with unidirectional DSI for all Lanes. In such systems, no acknowledge or error reporting is  
 1766 possible using DSI, and no requirements specified in this section apply to such systems. However, these  
 1767 systems shall have ECC checking and correction capability, which enables them to correct single-bit errors  
 1768 in headers and Short packets, even if they cannot report the error.

1769 Command Mode systems that use DCS shall have a bidirectional data path. Short packets and the header of  
 1770 Long packets shall use ECC and may use Checksum to provide a higher level of data integrity. The  
 1771 Checksum feature enables detection of errors in the payload of Long packets.

### 1772 **8.9.1 Packet Structure for Peripheral-to-Processor LP Transmissions**

1773 Packet structure for peripheral-to-processor transactions is the same as for the processor-to-peripheral  
 1774 direction.

1775 As in the processor-to-peripheral direction, two basic packet formats are specified: Short and Long. For  
 1776 both types, an ECC byte shall be calculated to cover the Packet Header data. ECC calculation is the same in  
 1777 the peripheral as in the host processor. For Long packets, error checking on the Data Payload, i.e. all bytes  
 1778 after the Packet Header, is optional. If the Checksum is not calculated by the peripheral the Packet Footer  
 1779 shall be 0x0000.

1780 BTA shall take place after every peripheral-to-processor transaction. This returns bus control to the host  
 1781 processor following the completion of the LP transmission from the peripheral.

1782 Peripheral-to-processor transactions are of four basic types:

- 1783 • *Tearing Effect (TE)* is a Trigger message sent to convey display timing information to the host  
 1784 processor. *Trigger* messages are single byte packets sent by a peripheral's PHY layer in response  
 1785 to a signal from the DSI protocol layer. See [MIPI04] for a description of Trigger messages.
- 1786 • *Acknowledge* is a Trigger Message sent when the current transmission, as well as all preceding  
 1787 transmissions since the last peripheral to host communication, i.e. either triggers or packets, is  
 1788 received by the peripheral with no errors.
- 1789 • *Acknowledge and Error Report* is a Short packet sent if any errors were detected in preceding  
 1790 transmissions from the host processor. Once reported, accumulated errors in the error register are  
 1791 cleared.
- 1792 • *Response to Read Request* may be a Short or Long packet that returns data requested by the  
 1793 preceding READ command from the processor.

### 1794 **8.9.2 System Requirements for ECC and Checksum and Packet Format**

1795 A peripheral shall implement ECC, and may optionally implement checksum.

1796 ECC support is the capability of generating ECC bytes locally from incoming packet headers and  
 1797 comparing the results to the ECC fields of incoming packet headers in order to determine if an error has  
 1798 occurred. DSI ECC provides detection and correction of single-bit errors and detection of multiple-bit  
 1799 errors. See Section 9.4 and Section 9.5 for information on generating and applying ECC, respectively.

1800 For Command Mode peripherals, if a single-bit error has occurred the peripheral shall correct the error, set  
 1801 the appropriate error bit (Section 8.9.5) and report the error to the Host at the next available opportunity.  
 1802 The packet can be used as if no error occurred. If a multiple-bit error is detected, the receiver shall drop the  
 1803 packet and the rest of the transmission, set the relevant error bit and report the error back to the Host at the

1804 next available opportunity. When the peripheral is reporting to the Host, it shall compute and send the  
1805 correct ECC based on the content of the header being transmitted.

1806 For Video Mode peripherals, if a single-bit error has occurred the peripheral shall correct the error and use  
1807 the packet as if no error occurred. If a multiple-bit error is detected, the receiver shall drop the packet and  
1808 the rest of the transmission. Since DSI Links may be unidirectional in Video Mode, error reporting  
1809 capabilities in these cases are application specific and out of scope of this document.

1810 Host processors shall implement both ECC and checksum capabilities. ECC and Checksum capabilities  
1811 shall be separately enabled or disabled so that a host processor can match a peripheral's capability when  
1812 checking return data from the peripheral. Note, in previous revisions of DSI peripheral support for ECC  
1813 was optional. See Section 10.6. The mechanism for enabling and disabling Checksum capability is out of  
1814 scope for this document.

1815 An ECC byte can be applied to both Short and Long packets. Checksum bytes shall only be applied to  
1816 Long packets.

1817 Host processors and peripherals shall provide ECC support in both the Forward and Reverse  
1818 communication directions.

1819 Host processors, and peripherals that implement Checksum, shall provide Checksum capabilities in both  
1820 the Forward and Reverse communication directions.

1821 See Section 8.4 for a description of the ECC and Checksum bytes.

### 1822 **8.9.3 Appropriate Responses to Commands and ACK Requests**

1823 In general, if the host processor completes a transmission to the peripheral with BTA asserted, the  
1824 peripheral shall respond with one or more appropriate packet(s), and then return bus ownership to the host  
1825 processor. If BTA is not asserted following a transmission from the host processor, the peripheral shall not  
1826 communicate an *Acknowledge* or error information back to the host processor.

1827 Interpretation of processor-to-peripheral transactions with BTA asserted, and the expected responses, are as  
1828 follows:

- 1829 • Following a non-Read command, the peripheral shall respond with *Acknowledge* if no errors were  
1830 detected and stored since the last peripheral to host communication, i.e. either triggers or packets.
- 1831 • Following a Read request, the peripheral shall send the requested READ data if no errors were  
1832 detected and stored since the last peripheral to host communication, i.e. either triggers or packets.
- 1833 • Following a Read request if only a single-bit ECC error was detected and corrected, the peripheral  
1834 shall send the requested READ data in a Long or Short packet, followed by a 4-byte *Acknowledge*  
1835 *and Error Report* packet in the same LP transmission. The Error Report shall have the *ECC Error*  
1836 *– Single Bit* flag set, as well as any error bits from any preceding transmissions stored since the  
1837 last peripheral to host communication.
- 1838 • Following a non-Read command if only a single-bit ECC error was detected and corrected, the  
1839 peripheral shall proceed to execute the command, and shall respond to BTA by sending a 4-byte  
1840 *Acknowledge and Error Report* packet. The Error Report shall have the *ECC Error – Single Bit*  
1841 flag set, as well as any error bits from any preceding transmissions stored since the last peripheral  
1842 to host communication.
- 1843 • Following a Read request, if multi-bit ECC errors were detected and not corrected, the peripheral  
1844 shall send a 4-byte *Acknowledge and Error Report* packet without sending Read data. The Error  
1845 Report shall have the *ECC Error – Multi-Bit* flag set, as well as any error bits from any preceding  
1846 transmissions stored since the last peripheral to host communication.

- 1847 • Following a non-Read command, if multi-bit ECC errors were detected and not corrected, the  
 1848 peripheral shall not execute the command, and shall send a 4-byte *Acknowledge and Error Report*  
 1849 packet. The Error Report shall have the *ECC Error – Multi-Bit* flag set, as well as any error bits  
 1850 from any preceding transmissions stored since the last peripheral to host communication.
- 1851 • Following any command, if *SoT Error*, *SoT Sync Error* or *DSI VC ID Invalid* or DSI protocol  
 1852 violation was detected, or the DSI command was not recognized, the peripheral shall send a 4-byte  
 1853 *Acknowledge and Error Report* response, with the appropriate error flags set, as well as any error  
 1854 bits from any preceding transmissions stored since the last peripheral to host communication, in  
 1855 the two-byte error field. Only the *Acknowledge and Error Report* packet shall be transmitted; no  
 1856 read or write accesses shall take place on the peripheral in response.
- 1857 • Following any command, if *EoT Sync Error* or *LP Transmit Sync Error* is detected, or a checksum  
 1858 error is detected in the payload, the peripheral shall send a 4-byte *Acknowledge and Error Report*  
 1859 packet with the appropriate error flags set, as well as any error bits from any preceding  
 1860 transmissions stored since the last peripheral to host communication. For a read command, only  
 1861 the *Acknowledge and Error Report* packet shall be transmitted; no read data shall be sent by the  
 1862 peripheral in response.

1863 Refer to Section 7 for how the peripheral acts when encountering Escape Mode Entry Command Error,  
 1864 Low Level Transmit Sync Error and False Control Error. Section 7.2.2.2 elaborates on HS Receive  
 1865 Timeout Error.

1866 Once reported to the host processor, all errors documented in this section are cleared from the Error  
 1867 Register. Other error types may be detected, stored, and reported by a peripheral, but the mechanisms for  
 1868 flagging, reporting, and clearing such errors are outside the scope of this document.

#### 1869 **8.9.4 Format of Acknowledge and Error Report and Read Response Data** 1870 **Types**

1871 *Acknowledge and Error Report* confirms that the preceding command or data sent from the host processor  
 1872 to a peripheral was received, and indicates what types of error were detected on the transmission and any  
 1873 preceding transmissions. Note that if errors accumulate from multiple preceding transmissions, it may be  
 1874 difficult or impossible to identify which transmission contained the error. This message is a Short packet of  
 1875 four bytes, taking the form:

- 1876 • Byte 0: Data Identifier (Virtual Channel ID + Acknowledge Data Type)  
 1877 • Byte 1: Error Report bits 0-7  
 1878 • Byte 2: Error Report bits 8-15  
 1879 • ECC byte covering the header

1880 *Acknowledge* is sent using a Trigger message. See [MIPI04] for a description of Trigger messages:

- 1881 • Byte 0: 00100001 (shown here in first bit [left] to last bit [right] sequence)

1882 *Response to Read Request* returns data requested by the preceding READ command from the processor.  
 1883 These may be short or Long packets. The format for short READ packet responses is:

- 1884 • Byte 0: Data Identifier (Virtual Channel ID + Data Type)  
 1885 • Bytes 1, 2: READ data, may be one or two bytes. For single byte parameters, the parameter shall  
 1886 be returned in Byte 1 and Byte 2 shall be set to 0x00.  
 1887 • ECC byte covering the header

1888 The format for long READ packet responses is:

- 1889 • Byte 0: Data Identifier (Virtual Channel ID + Data Type)
- 1890 • Bytes 1-2: Word Count N (N = 0 to 65, 535)
- 1891 • ECC byte covering the header
- 1892 • N Bytes: READ data, may be from 1 to N bytes
- 1893 • Checksum, two bytes (16-bit checksum)
- 1894 • If Checksum is not calculated by the peripheral, send 0x0000

### 1895 **8.9.5 Error Reporting Format**

1896 An error report is a Short packet comprised of two bytes following the DI byte, with an ECC byte  
 1897 following the Error Report bytes. By convention, detection and reporting of each error type is signified by  
 1898 setting the corresponding bit to “1”. Table 21 shows the bit assignment for all error reporting.

1899 **Table 21 Error Report Bit Definitions**

Bit	Description
0	SoT Error
1	SoT Sync Error
2	EoT Sync Error
3	Escape Mode Entry Command Error
4	Low-Power Transmit Sync Error
5	Peripheral Timeout Error
6	False Control Error
7	Contention Detected
8	ECC Error, single-bit (detected and corrected)
9	ECC Error, multi-bit (detected, not corrected)
10	Checksum Error (Long packet only)
11	DSI Data Type Not Recognized
12	DSI VC ID Invalid
13	Invalid Transmission Length
14	Reserved
15	DSI Protocol Violation

1900 The first eight bits, bit 0 through bit 7, are related to the physical layer errors that are described in  
 1901 Section 7.1 and Section 7.2. Bits 8 and 9 are related to single-bit and multi-bit ECC errors. The remaining  
 1902 bits indicate DSI protocol-specific errors.

1903 A single-bit ECC error implies that the receiver has already corrected the error and continued with the  
 1904 previous transmission. Therefore, the data does not need to be retransmitted. A Checksum error can be  
 1905 detected and reported back to Host using a Bidirectional Link by a peripheral that has implemented CRC  
 1906 checking capability. A Host may retransmit the data or not.

1907 A DSI Data Type Not Recognized error is caused by receiving a Data Type that is either not defined or is  
 1908 defined but not implemented by the peripheral, e.g. a Command Mode peripheral may not implement  
 1909 Video Mode-specific commands such as streaming 18-bit packed RGB pixels. After encountering an

1910 unrecognized Data Type or multiple-bit ECC error, the receiver effectively loses packet boundaries within  
1911 a transmission and shall drop the transmission from the point where the error was detected.

1912 DSI VC ID Invalid error is reported whenever a peripheral encounters a packet header with an  
1913 unrecognizable VC ID.

1914 An Invalid Transmission Length error is detected whenever a peripheral receives an incorrect number of  
1915 bytes within a particular transmission. For example, if the WC field of the header does not match the actual  
1916 number of payload bytes for a particular packet. Depending on the number, as well as the contents, of the  
1917 bytes following the error, there is a good chance that other types of errors such as Checksum, ECC or  
1918 unrecognized Data Type could be detected. Another example would be a case where peripheral receives a  
1919 short packet, i.e. four bytes plus EoT within a transmission, with a long Data Type code in the header. In  
1920 general, the Host is responsible for maintaining the integrity of the DSI protocol. If the ECC field was  
1921 detected correctly, implying that host may have made a mistake by inserting a wrong Data Type into the  
1922 short packet, the following EoTp could be interpreted as payload for the previous packet by a peripheral.  
1923 Depending on the WC field, a Checksum error or an unrecognized Data Type error could be detected. In  
1924 effect, the receiver detects an invalid transmission length, sets bit 13 and reports it back to the host after the  
1925 first BTA opportunity.

1926 In the previous example, the peripheral can also detect that an EoTp was not received correctly, which  
1927 implies a protocol violation. Bit 15 is used to indicate DSI protocol violations where a peripheral  
1928 encounters a situation where an expected EoTp was not received at the end of a transmission or an expected  
1929 BTA was not received after a read request. Although host devices should maintain DSI protocol integrity,  
1930 DSI peripherals shall be able to detect both these cases of protocol violation.

1931 Other protocol violation scenarios exist, but since there are only a limited number of bits for reporting  
1932 errors, an extension mechanism is required. Peripheral vendors shall specify an implementation-specific  
1933 error status register where a Host can obtain additional information regarding what type of protocol  
1934 violation occurred by issuing a read request, e.g. via a generic DSI read packet, after receiving an  
1935 *Acknowledge and Error Report* packet with bit 15 set. The type of protocol violations, along with the  
1936 address of the particular error status register and the generic read packet format used to address this register  
1937 shall be documented in the relevant peripheral data sheet. The peripheral data sheet and documentation  
1938 format is out of scope for this document.

## 1939 8.10 Peripheral-to-Processor Transactions – Detailed Format Description

1940 Table 22 presents the complete set of peripheral-to-processor Data Types.

1941 **Table 22 Data Types for Peripheral-Sourced Packets**

Data Type, hex	Data Type, binary	Description	Packet Size
0x00 – 0x01	00 000X	Reserved	Short
0x02	00 0010	Acknowledge and Error Report	Short
0x03 – 0x07	00 0011 – 00 0111	Reserved	
0x08	00 1000	End of Transmission packet (EoTp)	Short
0x09 – 0x10	00 1001 – 01 0000	Reserved	
0x11	01 0001	Generic Short READ Response, 1 byte returned	Short
0x12	01 0010	Generic Short READ Response, 2 bytes returned	Short
0x13 – 0x19	01 0011 – 01 1001	Reserved	

Data Type, hex	Data Type, binary	Description	Packet Size
0x1A	01 1010	Generic Long READ Response	Long
0x1B	01 1011	Reserved	
0x1C	01 1100	DCS Long READ Response	Long
0x1D – 0x20	01 1101 – 10 0000	Reserved	
0x21	10 0001	DCS Short READ Response, 1 byte returned	Short
0x22	10 0010	DCS Short READ Response, 2 bytes returned	Short
0x23 – 0x3F	10 0011 – 11 1111	Reserved	

1942 **8.10.1 Acknowledge and Error Report, Data Type 00 0010 (0x02)**

1943 *Acknowledge and Error Report* is sent in response to any command, or read request, with BTA asserted  
 1944 when a reportable error is detected in the preceding, or earlier, transmission from the host processor. In the  
 1945 case of a correctible ECC error, this packet is sent following the requested READ data packet in the same  
 1946 LP transmission.

1947 When multiple peripherals share a single DSI, the *Acknowledge and Error Report* packet shall be tagged  
 1948 with the Virtual Channel ID 0b00.

1949 Although some errors, such as a correctible ECC error, can be associated with a packet targeted at a  
 1950 specific peripheral, an uncorrectable error cannot be associated with any particular peripheral. Additionally,  
 1951 many detectable error types are PHY-level transmission errors and cannot be associated with specific  
 1952 packets.

1953 **8.10.2 Generic Short Read Response, 1 or 2 Bytes, Data Types = 01 0001 or 01**  
 1954 **0010, Respectively**

1955 This is the short-packet response to *Generic READ Request*. Packet composition is the Data Identifier (DI)  
 1956 byte, two bytes of payload data and an ECC byte. The number of valid bytes is indicated by the Data Type  
 1957 LSBs, DT bits [1:0]. DT = 01 0001 indicates one byte and DT = 01 0010 indicates two bytes are returned.  
 1958 For a single-byte read response, valid data shall be returned in the first (LS) byte, and the second (MS) byte  
 1959 shall be sent as 0x00.

1960 This form of data transfer may be used for other features incorporated on the peripheral, such as a touch-  
 1961 screen integrated on the display module. Data formats for such applications are outside the scope of this  
 1962 document.

1963 If the command itself is possibly corrupt, due to an uncorrectable ECC error, SoT or SoT Sync error, the  
 1964 requested READ data packet shall not be sent and only the *Acknowledge and Error Report* packet shall be  
 1965 sent.

1966 **8.10.3 Generic Long Read Response with Optional Checksum, Data Type = 01**  
 1967 **1010 (0x1A)**

1968 This is the long-packet response to *Generic READ Request*. Packet composition is the Data Identifier (DI)  
 1969 byte followed by a two-byte Word Count, an ECC byte, N bytes of payload, and a two-byte Checksum. If  
 1970 the peripheral is Checksum capable, it shall return a calculated two-byte Checksum appended to the N-byte  
 1971 payload data. If the peripheral does not support Checksum it shall return 0x0000.

1972 If the command itself is possibly corrupt, due to an uncorrectable ECC error, SoT or SoT Sync error, the  
 1973 requested READ data packet shall not be sent and only the *Acknowledge and Error Report* packet shall be  
 1974 sent.

1975 **8.10.4 DCS Long Read Response with Optional Checksum, Data Type 01 1100**  
 1976 **(0x1C)**

1977 This is a Long packet response to *DCS Read Request*. Packet composition is the Data Identifier (DI) byte  
 1978 followed by a two-byte Word Count, an ECC byte, N bytes of payload, and a two-byte Checksum. If the  
 1979 peripheral is Checksum capable, it shall return a calculated two-byte Checksum appended to the N-byte  
 1980 payload data. If the peripheral does not support Checksum it shall return 0x0000.

1981 If the DCS command itself is possibly corrupt, due to uncorrectable ECC error, SoT or SoT Sync error, the  
 1982 requested READ data packet shall not be sent and only the *Acknowledge and Error Report* packet shall be  
 1983 sent.

1984 **8.10.5 DCS Short Read Response, 1 or 2 Bytes, Data Types = 10 0001 or 10**  
 1985 **0010, Respectively**

1986 This is the short-packet response to *DCS Read Request*. Packet composition is the Data Identifier (DI) byte,  
 1987 two bytes of payload data and an ECC byte. The number of valid bytes is indicated by the Data Type LSBs,  
 1988 DT bits [1:0]. DT = 01 0001 indicates one byte and DT = 01 0010 indicates two bytes are returned. For a  
 1989 single-byte read response, valid data shall be returned in the first (LS) byte, and the second (MS) byte shall  
 1990 be sent as 0x00.

1991 If the command itself is possibly corrupt, due to an uncorrectable ECC error, SoT or SoT Sync error, the  
 1992 requested READ data packet shall not be sent and only the *Acknowledge and Error Report* packet shall be  
 1993 sent.

1994 **8.10.6 Multiple Transmissions and Error Reporting**

1995 A peripheral shall report all errors documented in Table 21, when a command or request is followed by  
 1996 BTA giving bus possession to the peripheral. Peripheral shall accumulate errors from multiple transactions  
 1997 up until a time that host is issuing a BTA. After that, only one ACK Trigger Message or *Acknowledge and*  
 1998 *Error Report* packet shall be returned regardless of the number of packets or transmissions. Notice that host  
 1999 may not be able to associate each error to a particular packet or transmission causing that error.

2000 If receiving an *Acknowledge and Error Report* for each and every packet is desired, software can send  
 2001 individual packets within separate transmissions. In this case, a BTA follows each individual transmission.  
 2002 Furthermore, the peripheral may choose to store other information about errors that may be recovered by  
 2003 the host processor at a later time. The format and access mechanism of such additional error information is  
 2004 outside the scope of this document.

2005 **8.10.7 Clearing Error Bits**

2006 Errors shall be accumulated by the peripheral during single or multiple transmissions and only cleared after  
 2007 they have been reported back to the host processor. Errors are transmitted as part of an *Acknowledge and*  
 2008 *Error Report* response after the host issues a BTA.

2009 **8.11 Video Mode Interface Timing**

2010 Video Mode peripherals require pixel data delivered in real time. This section specifies the format and  
 2011 timing of DSI traffic for this type of display module.

### 2012 **8.11.1 Transmission Packet Sequences**

2013 DSI supports several formats, or packet sequences, for Video Mode data transmission. The peripheral's  
 2014 timing requirements dictate which format is appropriate. In the following sections, *Burst Mode* refers to  
 2015 time-compression of the RGB pixel (active video) portion of the transmission. In addition, these terms are  
 2016 used throughout the following sections:

- 2017 • Non-Burst Mode with Sync Pulses – enables the peripheral to accurately reconstruct original video  
 2018 timing, including sync pulse widths.
- 2019 • Non-Burst Mode with Sync Events – similar to above, but accurate reconstruction of sync pulse  
 2020 widths is not required, so a single *Sync Event* is substituted.
- 2021 • Burst mode – RGB pixel packets are time-compressed, leaving more time during a scan line for  
 2022 LP mode (saving power) or for multiplexing other transmissions onto the DSI link.

2023 Note that for accurate reconstruction of timing, packet overhead including Data ID, ECC, and Checksum  
 2024 bytes should be taken into consideration.

2025 The host processor shall support all of the packet sequences in this section. A Video Mode peripheral shall  
 2026 support at least one of the packet sequences in this section. The peripheral shall not require any additional  
 2027 constraints regarding packet sequence or packet timing. The peripheral supplier shall document all relevant  
 2028 timing parameters listed in Table 23.

2029 In the following figures the Blanking or Low-Power Interval (BLLP) is defined as a period during which  
 2030 video packets such as pixel-stream and sync event packets are not actively transmitted to the peripheral.

2031 To enable PHY synchronization the host processor should periodically end HS transmission and drive the  
 2032 Data Lanes to the LP state. This transition should take place at least once per frame; shown as LPM in the  
 2033 figures in this section. The host processor should return to LP state once per scanline during the horizontal  
 2034 blanking time. Regardless of the frequency of BLLP periods, the host processor is responsible for meeting  
 2035 all documented peripheral timing requirements. Note, at lower frequencies BLLP periods will approach, or  
 2036 become, zero, and burst mode will be indistinguishable from non-burst mode.

2037 During the BLLP the DSI Link may do any of the following:


- 2038 • Remain in Idle Mode with the host processor in LP-11 state and the peripheral in LP-RX
- 2039 • Transmit one or more non-video packets from the host processor to the peripheral using Escape  
 2040 Mode
- 2041 • Transmit one or more non-video packets from the host processor to the peripheral using HS Mode
- 2042 • If the previous processor-to-peripheral transmission ended with BTA, transmit one or more  
 2043 packets from the peripheral to the host processor using Escape Mode
- 2044 • Transmit one or more packets from the host processor to a different peripheral using a different  
 2045 Virtual Channel ID

2046 The sequence of packets within the BLLP or RGB portion of a HS transmission is arbitrary. The host  
 2047 processor may compose any sequence of packets, including iterations, within the limits of the packet format  
 2048 definitions. For all timing cases, the first line of a frame shall start with VSS; all other lines shall start with  
 2049 VSE or HSS. Note that the position of synchronization packets, such as VSS and HSS, in time is of utmost  
 2050 importance since this has a direct impact on the visual performance of the display panel.

2051 Normally, RGB pixel data is sent with one full scanline of pixels in a single packet. If necessary, a  
 2052 horizontal scanline of active pixels may be divided into two or more packets. However, individual pixels  
 2053 shall not be split across packets.



2054 Transmission packet components used in the figures in this section are defined in Figure 42 unless  
 2055 otherwise specified.




2056 DSI Sync Event Packet: V Sync Start

2057 **Figure 42 Video Mode Interface Timing Legend**

2058 If a peripheral timing specification for HBP or HFP minimum period is zero, the corresponding Blanking  
 2059 Packet may be omitted. If the HBP or HFP maximum period is zero, the corresponding blanking packet  
 2060 shall be omitted.

2061 **8.11.2 Non-Burst Mode with Sync Pulses**

2062 With this format, the goal is to accurately convey DPI-type timing over the DSI serial Link. This includes  
 2063 matching DPI pixel-transmission rates, and widths of timing events like sync pulses. Accordingly,  
 2064 synchronization periods are defined using packets transmitting both start and end of sync pulses. An  
 2065 example of this mode is shown in Figure 43.



2066


2067 **Figure 43 Video Mode Interface Timing: Non-Burst Transmission with Sync Start and End**

2068 Normally, periods shown as HSA (Horizontal Sync Active), HBP (Horizontal Back Porch) and HFP (Horizontal Front Porch) are filled by Blanking Packets, with lengths (including packet overhead) calculated to match the period specified by the peripheral's data sheet. Alternatively, if there is sufficient time to transition from HS to LP mode and back again, a timed interval in LP mode may substitute for a Blanking Packet, thus saving power. During HSA, HBP and HFP periods, the bus should stay in the LP-11 state.

2074 Refer to Annex C for the method of Video Mode interface timing for non-burst transmission with Sync Start and Sync End sourcing interlaced video.

### 2076 8.11.3 Non-Burst Mode with Sync Events

2077 This mode is a simplification of the format described in Section 8.11.2. Only the start of each synchronization pulse is transmitted. The peripheral may regenerate sync pulses as needed from each Sync Event packet received. Pixels are transmitted at the same rate as they would in a corresponding parallel display interface such as DPI-2. An example of this mode is shown in Figure 44.



2081

2082 **Figure 44 Video Mode Interface Timing: Non-Burst Transmission with Sync Events**

2083 As with the previous Non-Burst Mode, if there is sufficient time to transition from HS to LP mode and back again, a timed interval in LP mode may substitute for a Blanking Packet, thus saving power.


2085 Refer to Annex C for the method of Video Mode interface timing for non-burst transmission with Sync Events sourcing interlaced video.

### 2087 8.11.4 Burst Mode

2088 In this mode, blocks of pixel data can be transferred in a shorter time using a time-compressed burst format. This is a good strategy to reduce overall DSI power consumption, as well as enabling larger blocks of time for other data transmissions over the Link in either direction.

2091 There may be a line buffer or similar memory on the peripheral to accommodate incoming data at high speed. Following HS pixel data transmission, the bus may stay in HS Mode for sending blanking packets or go to Low Power Mode, during which it may remain idle, i.e. the host processor remains in LP-11 state, or

2094 LP transmission may take place in either direction. If the peripheral takes control of the bus for sending  
 2095 data to the host processor, its transmission time shall be limited to ensure data underflow does not occur  
 2096 from its internal buffer memory to the display device. An example of this mode is shown in Figure 45.



2097  
 2098

**Figure 45 Video Mode Interface Timing: Burst Transmission**

2099 Similar to the Non-Burst Mode scenario, if there is sufficient time to transition from HS to LP mode and  
 2100 back again, a timed interval in LP mode may substitute for a Blanking Packet, thus saving power.

2101 **8.11.5 Parameters**

2102 Table 23 documents the parameters used in the preceding figures. Peripheral supplier companies are  
 2103 responsible for specifying suitable values for all blank fields in the table. The host processor shall meet  
 2104 these requirements to ensure interoperability.

2105 For periods when Data Lanes are in LP Mode, the peripheral shall also specify whether the DSI Clock Lane  
 2106 may go to LP. The host processor is responsible for meeting minimum timing relationships between clock  
 2107 activity and HS transmission on the Data Lanes as documented in [MIPI04].

2108

**Table 23 Required Peripheral Timing Parameters**

Parameter	Description	Minimum	Maximum	Units	Comment
b <sub>PHY</sub>	Bit rate total on all Lanes			Mbps	Depends on PHY implementation
t <sub>L</sub>	Line time			μs	Define range to meet frame rate
t <sub>HSA</sub>	Horizontal sync active			μs	
t <sub>HBP</sub>	Horizontal back porch			μs	
t <sub>HACT</sub>	Time for image data			μs	Defining min = 0 allows max PHY speed
HACT	Active pixels per line			pixels	

Parameter	Description	Minimum	Maximum	Units	Comment
t <sub>HFP</sub>	Horizontal front porch			μs	No upper limit as long as line time is met
VSA	Vertical sync active			lines	Number of lines in the vertical sync area
VBP	Vertical back porch			lines	
VACT	Active lines per frame			lines	
VFP	Vertical front porch			lines	

## 2109 8.12 TE Signaling in DSI

2110 A Command Mode display module has its own timing controller and local frame buffer for display refresh.  
 2111 In some cases the host processor needs to be notified of timing events on the display module, e.g. the start  
 2112 of vertical blanking or similar timing information. In a traditional parallel-bus interface like DBI-2, a  
 2113 dedicated signal wire labeled TE (Tearing Effect) is provided to convey such timing information to the host  
 2114 processor. In a DSI system, the same information, with reasonably low latency, shall be transmitted from  
 2115 the display module to the host processor when requested, using the bidirectional Data Lane.

2116 The PHY for DSI has no inherent interrupt capability from peripheral to host processor so the host  
 2117 processor shall either rely on polling, or it shall give bus ownership to the peripheral for extended periods,  
 2118 as it does not know when the peripheral will send the TE message.

2119 For polling to the display module, the host processor shall detect the current scan line information with a  
 2120 DCS command such as get\_scan\_line to avoid Tearing Effects. For TE-reporting from the display module,  
 2121 the TE-reporting function is enabled and disabled by three DCS commands to the display module's  
 2122 controller: set\_tear\_on, set\_tear\_scanline, and set\_tear\_off. See [MIPI01] for details.

2123 set\_tear\_on and set\_tear\_scanline are sent to the display module as DSI Data Type 0x15 (DCS Short Write,  
 2124 one parameter) and DSI Data Type 0x39 (DCS Long Write/write\_LUT), respectively. The host processor  
 2125 ends the transmission with Bus Turn-Around asserted, giving bus possession to the display module. Since  
 2126 the display module's DSI Protocol layer does not interpret DCS commands, but only passes them through  
 2127 to the display controller, it responds with a normal Acknowledge and returns bus possession to the host  
 2128 processor. In this state, the display module cannot report TE events to the host processor since it does not  
 2129 have bus possession.

2130 To enable TE-reporting, the host processor shall give bus possession to the display module without an  
 2131 accompanying DSI command transmission after TE reporting has been enabled. This is accomplished by  
 2132 the host processor's protocol logic asserting (internal) Bus Turn-Around signal to its D-PHY functional  
 2133 block. The PHY layer will then initiate a Bus Turn-Around sequence in LP mode, which gives bus  
 2134 possession to the display module.

2135 Since the timing of a TE event is, by definition, unknown to the host processor, the host processor shall  
 2136 give bus possession to the display module and then wait for up to one video frame period for the TE  
 2137 response. During this time, the host processor cannot send new commands, or requests to the display  
 2138 module, because it does not have bus possession.

2139 When the TE event takes place the display module shall send TE event information in LP mode using a  
 2140 specified trigger message available with D-PHY protocol via the following sequence:

- 2141 • The display module shall send the LP Escape Mode sequence
- 2142 • The display module shall then send the trigger message byte 01011101 (shown here in first bit to  
 2143 last bit sequence)

- 2144       • The display module shall then return bus possession to the host processor

2145 This Trigger Message is reserved by DSI for TE signaling only and shall not be used for any other purpose  
2146 in a DSI-compliant interface.

2147 See [MIPI01] for detailed descriptions of the TE related commands, and command and parameter formats.

## 2148 **8.13 DSI with Display Stream Compression**

### 2149 **8.13.1 Compression Transport Requirements**

2150 The following Sections 8.13.1 through 8.13.5 shall apply when DSI carries bitstreams. Compressed pixel  
2151 data shall be decoded in the Peripheral. The Peripheral may store the data from a bitstream in a local frame  
2152 buffer before decoding.

2153 The pixel data coding shall transmit a fixed number of bits over a slice that contains compressed pixel data.  
2154 The following relationship shall be true over a slice used by the coding system. The size of the slice, in  
2155 horizontal and vertical dimensions determines how many pixels are in each slice. This specification shall  
2156 use a bits per pixel compression factor.

2157 The following relationship shall be true for each slice in a DSI frame.

2158           bits / slice=bits / pixel × pixels / slice

2159 The bits per slice shall be an integral number of bytes guaranteed by choosing a bits per slice value  
2160 supported by a compliant codestream such that the above equation is met. Therefore, the bits per frame is  
2161 an integral number of bytes since one frame is the largest possible slice.

### 2162 **8.13.2 Transport Buffer Model (Informative)**

2163 The decoder and encoder may require buffers to ensure real-time operation. The decoder manufacturer  
2164 defines supported upper and lower boundary sizes for a slice. The coding system encodes and decodes, in  
2165 real time, all content with no underflow or overflow. Refer to the coding system for guidelines regarding  
2166 buffering required by the coding system as a result of ensuring real time operation without underflow or  
2167 overflow. Additional buffering between the transport layer and the coding system is out of scope of the DSI  
2168 specification.

2169 If the coding system creates a constant bit rate (CBR) codestream, the transport layer can predict the rate of  
2170 pixels in order to fill the codestream data format long packets. The Compressed Pixel Stream (Section  
2171 8.8.24) long packet contains as many bytes of the codestream as determined in the application  
2172 requirements. For example, video mode requires timely insertion of HSS packets.

2173 If the coding system creates a variable bit rate (VBR) codestream, the transport layer may need a  
2174 mechanism to either fill a Compressed Pixel Stream long packet or include a transport buffer that ensures  
2175 the long packet contains the exact number of bytes defined in the long packet header. Whatever method is  
2176 used to fill long packets with a VBR codestream is outside the scope of this specification.

### 2177 **8.13.3 Compression with Video Modes**

2178 The compressed stream may use any of the video mode interface timings specified in Section 8.11: non-  
2179 burst mode with sync pulses; non-burst mode with sync events; or burst mode. Display stream compression  
2180 transmits compressed pixel data that shall be decoded in the peripheral.

2181 The video mode interface timing diagrams in Sections 8.11.2, 8.11.3 and 8.11.4 apply to display stream  
2182 compression. "RGB" shown in Figure 41 to Figure 44, respectively, shall represent compressed pixel data.

2183 The burst mode that also carries codestreams acts identically to video burst mode with uncompressed data.  
2184 There is an HBP and HFP based on the manufacturers data sheet.

#### 2185 **8.13.4 Compression-Related Parameters**

2186 The coding system shall define a picture parameter set comprising all parameters that are required to create  
2187 and interpret a codestream. The device manufacturer may define a mechanism that allows the PPS to be  
2188 updated on a frame-by-frame basis. The coding system standard defines the PPS and any synchronization  
2189 required between the PPS changes and those changes affecting the codestream.

2190 Device manufacturers shall specify in a product data sheet values for parameters in Table 24.

2191 **Table 24 Required Peripheral Parameters for Compression**

Parameter	Description	Minimum	Maximum	Units	Comments
	Slice horizontal size range			Frame width, either in number of pixels or percentage	Data sheet best practice: be clear about what combinations are supported
	Slice vertical size range			Lines	
	Slice area			Pixels	
	Line buffer			Kilobytes	Codec only
	Rate buffer			Kilobytes	Codec only
	Transport buffer			Kilobytes	
	Compression value range			bpp	
	Compression resolution range			bpp	

#### 2192 **8.13.5 Display Stream Compression with Command Mode**

2193 This section shall apply when DSI carries codestreams and operates in command mode. In addition,  
2194 sections Compression Mode (Section 8.8.25) and Compression-related parameters (Section 8.13.4) shall  
2195 apply also with compression scheme in command mode.

2196 Display devices operating in command mode with frame memory can optionally have a decoder  
2197 implemented for display stream compression purposes. In such case, the Compression Mode scheme is  
2198 enabled through the Compression Mode data type (Section 8.8.25). When Compression Mode status is  
2199 enabled, the display device shall treat all incoming pixel data, which is written to the frame memory, as a  
2200 compressed codestream.

2201 Display Command Set [MIPI01] describes display stream compression transport in command mode for  
2202 Architecture Type 1 display devices.

## 2203 9 Error-Correcting Code (ECC) and Checksum

### 2204 9.1 Packet Header Error Detection/Correction

2205 The host processor in a DSI-based system shall generate an error-correction code (ECC) and append it to  
 2206 the header of every packet sent to the peripheral. The ECC takes the form of a single byte following the  
 2207 header bytes. The ECC byte shall provide single-bit error correction and 2-bit error detection for the entire  
 2208 Packet Header. See Figure 22 and Figure 23 for descriptions of the Long and Short Packet Headers,  
 2209 respectively.

2210 ECC shall always be generated and appended in the Packet Header from the host processor. Peripherals  
 2211 with Bidirectional Links shall also generate and send ECC.

2212 Peripherals in unidirectional DSI systems, although they cannot report errors to the host, shall still take  
 2213 advantage of ECC for correcting single-bit errors in the Packet Header.

### 2214 9.2 Hamming Code Theory

2215 The number of parity or error check bits required is given by the Hamming rule, and is a function of the  
 2216 number of bits of information transmitted. The Hamming rule is expressed by the following inequality:

2217  $d + p + 1 \leq 2^p$  where  $d$  is the number of data bits and  $p$  is the number of parity bits.

2218 The result of appending the computed parity bits to the data bits is called the Hamming code word. The size  
 2219 of the code word  $c$  is  $d+p$ , and a Hamming code word is described by the ordered set  $(c, d)$ .

2220 A Hamming code word is generated by multiplying the data bits by a generator matrix  $\mathbf{G}$ . This  
 2221 multiplication's result is called the code word vector  $(c1, c2, c3, \dots, cn)$ , consisting of the original data bits  
 2222 and the calculated parity bits. The generator matrix  $\mathbf{G}$  used in constructing Hamming codes consists of  $\mathbf{I}$ ,  
 2223 the identity matrix, and a parity generation matrix  $\mathbf{A}$ :

$$2224 \mathbf{G} = [ \mathbf{I} | \mathbf{A} ]$$

2225 The Packet Header plus the ECC code can be obtained as:  $\text{PH} = \text{p} * \mathbf{G}$  where  $\text{p}$  represents the header and  $\mathbf{G}$  is  
 2226 the corresponding generator matrix.

2227 Validating the received code word  $r$  involves multiplying it by a parity check to form  $s$ , the syndrome or  
 2228 parity check vector:  $s = \mathbf{H} * \text{PH}$  where  $\text{PH}$  is the received Packet Header and  $\mathbf{H}$  is the parity check matrix:

$$2229 \mathbf{H} = [ \mathbf{A}^T | \mathbf{I} ]$$

2230 If all elements of  $s$  are zero, the code word was received correctly. If  $s$  contains non-zero elements, then at  
 2231 least one error is present. If the header has a single-bit error, then the syndrome  $s$  matches one of the  
 2232 elements of  $\mathbf{H}$ , which will point to the bit in error. Furthermore, if the bit in error is a parity bit, then the  
 2233 syndrome will be one of the elements on  $\mathbf{I}$ , or else it will be the data bit identified by the position of the  
 2234 syndrome in  $\mathbf{A}^T$ .

### 2235 9.3 Hamming-Modified Code Applied to DSI Packet Headers

2236 Hamming codes use parity to correct a single-bit error or detect a two-bit error, but are not capable of doing  
 2237 both simultaneously. DSI uses Hamming-modified codes where an extra parity bit is used to support both  
 2238 single error correction as well as two-bit error detection. For example a 7+1 bit Hamming-modified code

2239 (72, 64) allows for protection of up to 64 data bits. DSI systems shall use a 5+1 bit Hamming-modified  
 2240 code (30, 24), allowing for protection of up to twenty-four data bits. The addition of a parity bit allows a  
 2241 five bit Hamming code to correct a single-bit error and detect a two-bit error simultaneously.

2242 Since Packet Headers are fixed at four bytes (twenty-four data bits and eight ECC bits), P6 and P7 of the  
 2243 ECC byte are unused and shall be set to zero by the transmitter. The receiver shall ignore P6 and P7 and set  
 2244 both bits to zero before processing ECC. Table 25 shows a compact way to specify the encoding of parity  
 2245 and decoding of syndromes.

2246

**Table 25 ECC Syndrome Association Matrix**

	d2d1d0							
d5d4d3	0b000	0b001	0b010	0b011	0b100	0b101	0b110	0b111
0b000	0x07	0x0B	0x0D	0x0E	0x13	0x15	0x16	0x19
0b001	0x1A	0x1C	0x23	0x25	0x26	0x29	0x2A	0x2C
0b010	0x31	0x32	0x34	0x38	0x1F	0x2F	0x37	0x3B
0b011	0x43	0x45	0x46	0x49	0x4A	0x4C	0x51	0x52
0b100	0x54	0x58	0x61	0x62	0x64	0x68	0x70	0x83
0b101	0x85	0x86	0x89	0x8A	0x3D	0x3E	0x4F	0x57
0b110	0x8C	0x91	0x92	0x94	0x98	0xA1	0xA2	0xA4
0b111	0xA8	0xB0	0xC1	0xC2	0xC4	0xC8	0xD0	0xE0

2247 Each cell in the matrix represents a syndrome and each syndrome in the matrix is MSB left aligned:

2248 e.g. 0x07=0b0000\_0111=P7P6P5P4P3P2P1P0

2249 The top row defines the three LSB of data position bit, and the left column defines the three MSB of data  
 2250 position bit for a total of 64-bit positions.

2251 e.g. 38th bit position (D37) is encoded 0b100\_101 and has the syndrome 0x68.

2252 To correct a single bit error, the syndrome shall be one of the syndromes in the table, which will identify  
 2253 the bit position in error. The syndrome is calculated as:

2254  $S = P_{SEND} \wedge P_{RECEIVED}$  where  $P_{SEND}$  is the 6-bit ECC field in the header and  $P_{RECEIVED}$  is the  
 2255 calculated parity of the received header.

2256 Table 26 represents the same information as in Table 25, organized to provide better insight into how parity  
 2257 bits are formed from data bits.

2258

**Table 26 ECC Parity Generation Rules**

Data Bit	P7	P6	P5	P4	P3	P2	P1	P0	Hex
0	0	0	0	0	0	1	1	1	0x07
1	0	0	0	0	1	0	1	1	0x0B
2	0	0	0	0	1	1	0	1	0x0D
3	0	0	0	0	1	1	1	0	0x0E
4	0	0	0	1	0	0	1	1	0x13
5	0	0	0	1	0	1	0	1	0x15



Data Bit	P7	P6	P5	P4	P3	P2	P1	P0	Hex
6	0	0	0	1	0	1	1	0	0x16
7	0	0	0	1	1	0	0	1	0x19
8	0	0	0	1	1	0	1	0	0x1A
9	0	0	0	1	1	1	0	0	0x1C
10	0	0	1	0	0	0	1	1	0x23
11	0	0	1	0	0	1	0	1	0x25
12	0	0	1	0	0	1	1	0	0x26
13	0	0	1	0	1	0	0	1	0x29
14	0	0	1	0	1	0	1	0	0x2A
15	0	0	1	0	1	1	0	0	0x2C
16	0	0	1	1	0	0	0	1	0x31
17	0	0	1	1	0	0	1	0	0x32
18	0	0	1	1	0	1	0	0	0x34
19	0	0	1	1	1	0	0	0	0x38
20	0	0	0	1	1	1	1	1	0x1F
21	0	0	1	0	1	1	1	1	0x2F
22	0	0	1	1	0	1	1	1	0x37
23	0	0	1	1	1	0	1	1	0x3B
24	0	1	0	0	0	0	1	1	0x43
25	0	1	0	0	0	1	0	1	0x45
26	0	1	0	0	0	1	1	0	0x46
27	0	1	0	0	1	0	0	1	0x49
28	0	1	0	0	1	0	1	0	0x4A
29	0	1	0	0	1	1	0	0	0x4C
30	0	1	0	1	0	0	0	1	0x51
31	0	1	0	1	0	0	1	0	0x52
32	0	1	0	1	0	1	0	0	0x54
33	0	1	0	1	1	0	0	0	0x58
34	0	1	1	0	0	0	0	1	0x61
35	0	1	1	0	0	0	1	0	0x62
36	0	1	1	0	0	1	0	0	0x64
37	0	1	1	0	1	0	0	0	0x68
38	0	1	1	1	0	0	0	0	0x70
39	1	0	0	0	0	0	1	1	0x83
40	1	0	0	0	0	1	0	1	0x85
41	1	0	0	0	0	1	1	0	0x86
42	1	0	0	0	1	0	0	1	0x89

Data Bit	P7	P6	P5	P4	P3	P2	P1	P0	Hex
43	1	0	0	0	1	0	1	0	0x8A
44	0	0	1	1	1	1	0	1	0x3D
45	0	0	1	1	1	1	1	0	0x3E
46	0	1	0	0	1	1	1	1	0x4F
47	0	1	0	1	0	1	1	1	0x57
48	1	0	0	0	1	1	0	0	0x8C
49	1	0	0	1	0	0	0	1	0x91
50	1	0	0	1	0	0	1	0	0x92
51	1	0	0	1	0	1	0	0	0x94
52	1	0	0	1	1	0	0	0	0x98
53	1	0	1	0	0	0	0	1	0xA1
54	1	0	1	0	0	0	1	0	0xA2
55	1	0	1	0	0	1	0	0	0xA4
56	1	0	1	0	1	0	0	0	0xA8
57	1	0	1	1	0	0	0	0	0xB0
58	1	1	0	0	0	0	0	1	0xC1
59	1	1	0	0	0	0	1	0	0xC2
60	1	1	0	0	0	1	0	0	0xC4
61	1	1	0	0	1	0	0	0	0xC8
62	1	1	0	1	0	0	0	0	0xD0
63	1	1	1	0	0	0	0	0	0xE0

2259 To derive parity bit P3, the “ones” in the P3 column define if the corresponding bit position  $D_i$  (as noted in  
2260 the green column) is used in calculation of P3 parity bit or not. For example,

$$2261 \quad P3 = D1 \wedge D2 \wedge D3 \wedge D7 \wedge D8 \wedge D9 \wedge D13 \wedge D14 \wedge D15 \wedge D19 \wedge D20 \wedge D21 \wedge D23$$

2262 The first twenty-four data bits, D0 to D23, in Table 26 contain the complete DSI Packet Header. The  
2263 remaining bits, D24 to D63, are informative (shown in yellow in the table) and not relevant to DSI.  
2264 Therefore, the parity bit calculation can be optimized to:

$$2265 \quad P7=0$$

$$2266 \quad P6=0$$

$$2267 \quad P5 = D10 \wedge D11 \wedge D12 \wedge D13 \wedge D14 \wedge D15 \wedge D16 \wedge D17 \wedge D18 \wedge D19 \wedge D21 \wedge D22 \wedge D23$$

$$2268 \quad P4 = D4 \wedge D5 \wedge D6 \wedge D7 \wedge D8 \wedge D9 \wedge D16 \wedge D17 \wedge D18 \wedge D19 \wedge D20 \wedge D22 \wedge D23$$

$$2269 \quad P3 = D1 \wedge D2 \wedge D3 \wedge D7 \wedge D8 \wedge D9 \wedge D13 \wedge D14 \wedge D15 \wedge D19 \wedge D20 \wedge D21 \wedge D23$$

$$2270 \quad P2 = D0 \wedge D2 \wedge D3 \wedge D5 \wedge D6 \wedge D9 \wedge D11 \wedge D12 \wedge D15 \wedge D18 \wedge D20 \wedge D21 \wedge D22$$


$$2271 \quad P1 = D0 \wedge D1 \wedge D3 \wedge D4 \wedge D6 \wedge D8 \wedge D10 \wedge D12 \wedge D14 \wedge D17 \wedge D20 \wedge D21 \wedge D22 \wedge D23$$

2272  $P0=D0\wedge D1\wedge D2\wedge D4\wedge D5\wedge D7\wedge D10\wedge D11\wedge D13\wedge D16\wedge D20\wedge D21\wedge D22\wedge D23$

2273 Note, the parity bits relevant to the ECC calculation, P0 through P5, in the table are shown in red and the  
2274 unused bits, P6 and P7, are shown in blue.

#### 2275 9.4 ECC Generation on the Transmitter

2276 ECC is generated from the twenty-four data bits within the Packet Header as illustrated in Figure 46, which  
2277 also serves as an ECC calculation example. Note that the DSI protocol uses a four byte Packet Header. See  
2278 Section 8.4.1 and Section 8.4.2 for Packet Header descriptions for Long and Short packets, respectively.



2279


2280

Figure 46 24-bit ECC Generation on TX side

#### 2281 9.5 Applying ECC on the Receiver

2282 Applying ECC on the receiver involves generating a new ECC for the received packet, computing the  
2283 syndrome using the new ECC and the received ECC, decoding the syndrome to find if a single-error has  
2284 occurred and if so, correcting the error. If a multiple-bit error is identified, it is flagged and reported to the  
2285 transmitter. Note, error reporting is only applicable to bidirectional DSI implementations.

2286 ECC generation on the receiver side shall apply the same padding rules as ECC generation for  
2287 transmission.



2288  
2289

2290

**Figure 47 24-bit ECC on RX Side Including Error Correction**

2291 Decoding the syndrome has three aspects:

- 2292 • Testing for errors in the Packet Header. If syndrome = 0, no errors are present.
- 2293 • Test for a single-bit error in the Packet Header by comparing the generated syndrome with the  
2294 matrix in Table 25. If the syndrome matches one of the entries in the table, then a single-bit error  
2295 has occurred and the corresponding bit is in error. This position in the Packet Header shall be  
2296 complemented to correct the error. Also, if the syndrome is one of the rows of the identity matrix  
2297 **I**, then a parity bit is in error. If the syndrome cannot be identified then a multi-bit error has  
2298 occurred. In this case the Packet Header is corrupted and cannot be restored. Therefore, the Multi-  
2299 bit Error Flag shall be set.
- 2300 • Correcting the single-bit error if detected, as indicated above.

## 2301 9.6 Checksum Generation for Long Packet Payloads

2302 Long packets are comprised of a Packet Header protected by an ECC byte as specified in Section 9.3  
2303 through Section 9.5, and a payload of 0 to  $2^{16} - 1$  bytes. To detect errors in transmission of Long packets, a  
2304 checksum is calculated over the payload portion of the data packet. Note that, for the special case of a zero-  
2305 length payload, the 2-byte checksum is set to 0xFFFF.


2306 The checksum can only indicate the presence of one or more errors in the payload. Unlike ECC, the  
2307 checksum does not enable error correction. For this reason, checksum calculation is not useful for  
2308 unidirectional DSI implementations since the peripheral has no means of reporting errors to the host  
2309 processor.

2310 Checksum generation and transmission is mandatory for host processors sending Long packets to  
2311 peripherals. It is optional for peripherals transmitting Long packets to the host processor. However, the  
2312 format of Long packets is fixed; peripherals that do not support checksum generation shall transmit two  
2313 bytes having value 0x0000 in place of the checksum bytes when sending Long packets to the host  
2314 processor.

2315 The host processor shall disable checksum checking for received Long packets from peripherals that do not  
2316 support checksum generation.

2317 The checksum shall be realized as a 16-bit CRC with a generator polynomial of  $x^{16}+x^{12}+x^5+x^0$ .

2318 The transmission of the checksum is illustrated in Figure 48. The LS byte is sent first, followed by the MS  
 2319 byte. Note that within the byte, the LS bit is sent first.




2320

2321

**Figure 48 Checksum Transmission**

2322 The CRC implementation is presented in Figure 49. The CRC shift register shall be initialized to 0xFFFF  
 2323 before packet data enters. Packet data not including the Packet Header then enters as a bitwise data stream  
 2324 from the left, LS bit first. Each bit is fed through the CRC shift register before it is passed to the output  
 2325 for transmission to the peripheral. After all bytes in the packet payload have passed through the CRC shift  
 2326 register, the shift register contains the checksum. C15 contains the checksum's MSB and C0 the LSB of the  
 2327 16-bit checksum. The checksum is then appended to the data stream and sent to the receiver. The receiver  
 2328 uses its own generated CRC to verify that no errors have occurred in transmission. See Annex B for an  
 2329 example of checksum generation.



2330

2331

**Figure 49 16-bit CRC Generation Using a Shift Register**

2332 Section 8.10.1 documents the peripheral response to detection of an error in a Long packet payload.

## 2333 9.7 Checksum Generation for Reconstructed Image Test Mode


2334 A checksum can be calculated over a complete frame or image of pixels reconstructed from a bitstream.  
 2335 This checksum is accessible through the DCS command, `get_image_checksum_ct` or  
 2336 `get_image_checksum_rgb`, described in [MIPI01]. The pixel values of a reconstructed image can be  
 2337 predicted, therefore this section describes requirements to create a checksum and verify the compliant  
 2338 operation of a decoder or decoders in a display module.

2339 A display driver or display module shall contain the described checksum when using a decoder compliant  
 2340 with this specification and the DSI receiver supports bus-turn-around features for reading a DCS register  
 2341 (see [MIPI01]).

2342 The checksum shall be calculated as a 16-bit CRC with the same generator polynomial as used for a Long  
 2343 Packet Footer as described in Section 9.6 and the checksum byte order in the checksum register is the same  
 2344 order as in Section 9.6. The CRC implementation is presented in Figure 50. The CRC shift register shall be  
 2345 initialized to 0xFFFF.

2346 This checksum is available as a test mode function, therefore two options are allowed for a DSI receiver  
 2347 implementation to report a checksum value shown in Figure 50. For example, the DSC coding system  
 2348 supported by this specification, [VESA01], uses a color transform in the coding process. The DSI receiver  
 2349 shall contain a checksum that calculates based on:

- 2350 A. Color transformed space, if available from the decoder (most significant 8 bits in each component)  
2351 and accessed by `get_image_checksum_ct()`, or
- 2352 B. The pixel space used by the display, usually three component red-green-blue, which is a second  
2353 checksum, `get_image_checksum_rgb()`, that is optional and only present if an inverse color  
2354 transform is present in a decoder.



2355

2356

2357

**Figure 50 CRC-16 Calculates Image-Based Checksum Options  
(A: Inverse Color Transformed Space, B: In Panel Pixels)**

2358 The DSI receiver manufacturer's data sheet shall report the color space and transformed component type  
2359 (A) or pixel components (B) used for a CRC-16 input. In all cases, the checksum shall use the CRC-16  
2360 algorithm compliant with this specification (Section 9.6) and reported in the DSC command compliant to  
2361 [MIPI01].

## 2362 10 Compliance, Interoperability, and Optional Capabilities

2363 This section documents requirements and classifications for MIPI-compliant host processors and  
 2364 peripherals. There are a number of categories of potential differences or attributes that shall be considered  
 2365 to ensure interoperability between a host processor and a peripheral, such as a display module:

2366 Manufacturers shall document a DSI device's capabilities and specifications for the parameters listed in this  
 2367 section.

- 2368 1. Display Resolutions
- 2369 2. Pixel Formats
- 2370 3. Number of Lanes
- 2371 4. Maximum Lane Frequency
- 2372 5. Bidirectional Communication and Escape Mode Support
- 2373 6. ECC and Checksum capabilities
- 2374 7. Display Architecture
- 2375 8. Multiple Peripheral Support

2376 EoTp support and interoperability between DSI v1.01-compliant and earlier revision devices are discussed  
 2377 in Section 10.9.

2378 In general, the peripheral chooses one option from each category in the list above. For example, a display  
 2379 module may implement a resolution of 320x240 (QVGA), a pixel format of 16-bpp and use two Lanes to  
 2380 achieve its required bandwidth. Its data path has bidirectional capability, it does not implement  
 2381 checksum-testing capability, and it operates in Video Mode only.

### 2382 10.1 Display Resolutions

2383 Host processors shall implement one or more of the display resolutions in Table 27.

2384

**Table 27 Display Resolutions**

Resolution	Horizontal Extent	Vertical Extent
QQVGA	160	120
QCIF	176	144
QCIF+	176	208
QCIF+	176	220
QVGA	320	240
CIF	352	288
CIF+	352	416
CIF+	352	440
(1/2)VGA	320	480

Resolution	Horizontal Extent	Vertical Extent
(2/3)VGA	640	320
VGA	640	480
WVGA	800	480
SVGA	800	600
XVGA	1024	768

## 2385 10.2 Pixel Formats

2386 Pixel formats for Video Mode and Command Mode are defined in the following sections.

### 2387 10.2.1 Video Mode

2388 Peripherals shall implement at least one of the following pixel formats. Host processors shall implement all  
2389 of the following uncompressed pixel formats, or the compressed data format; all other Video Mode formats  
2390 in Section 8.7.2 are optional:

- 2391 1. 16 bpp (5, 6, 5 RGB), each pixel using two bytes; see Section 8.8.20
- 2392 2. 18 bpp (6, 6, 6 RGB) packed; see Section 8.8.21
- 2393 3. 18 bpp (6, 6, 6 RGB) loosely packed into three bytes; see Section 8.8.22
- 2394 4. 24 bpp (8, 8, 8 RGB), each pixel using three bytes; see Section 8.8.23
- 2395 5. Compressed data (optional for host)

### 2396 10.2.2 Command Mode

2397 Peripherals shall implement at least one of the pixel formats, and host processors should implement all of  
2398 the pixel formats, defined in [MIPI01].

## 2399 10.3 Number of Lanes

2400 In normal operation a peripheral uses the number of Lanes required for its bandwidth needs.

2401 The host processor shall implement a minimum of one Data Lane; additional Lane capability is optional. A  
2402 host processor with multi-Lane capability (N Lanes) shall be able to operate with any number of Lanes  
2403 from one to N, to match the fixed number of Lanes in peripherals using one to N Lanes. See Section 6.1 for  
2404 more details.

## 2405 10.4 Maximum Lane Frequency

2406 The maximum Lane frequency shall be documented by the DSI device manufacturer. The Lane frequency  
2407 shall adhere to the specifications in [MIPI04].

## 2408 10.5 Bidirectional Communication

2409 Because Command Mode depends on the use of the READ command, a Command Mode display module  
2410 shall implement bidirectional communications. For display modules without on-panel buffers that work  
2411 only in Video Mode, bidirectional operation on DSI is optional.



2412 Since a host processor may implement both Command- and Video Modes of operations, it should support  
2413 bidirectional operation and Escape Mode transmission and reception.

## 2414 **10.6 ECC and Checksum Capabilities**

2415 A DSI host processor shall calculate and transmit an ECC byte for both Long and Short packets. The host  
2416 processor shall also calculate and transmit a two-byte Checksum for Long packets. A DSI peripheral shall  
2417 support ECC, but may support Checksum. If a peripheral does not calculate Checksum it shall still be  
2418 capable of receiving Checksum bytes from the host processor. If a peripheral supports bidirectional  
2419 communications and does not support Checksum it shall send bytes of all zeros in the appropriate fields.  
2420 For interoperability with earlier revision of DSI peripherals where ECC was considered an optional feature,  
2421 host shall be able to enable/disable ECC capability based on the particular peripheral ECC support  
2422 capability. The enabling/disabling mechanism is out of scope of DSI. In effect, if an earlier revision  
2423 peripheral was not supporting ECC, it shall still be capable of receiving ECC byte from the host and  
2424 sending an all zero ECC byte back to the host for responses over a bidirectional link. See Section 9 for  
2425 more details on ECC and Checksum.

## 2426 **10.7 Display Architecture**

2427 A display module may implement Type 1, Type 2, Type 3 or Type 4 display architecture as described in  
2428 [MIPI02] and [MIPI03]. Type 1 architecture works in Command Mode only. Type 2 and Type 3  
2429 architectures use the DSI interface for both Command- and Video Modes of operation. Type 4 architectures  
2430 operate in Video Mode only, although there may be additional control signals. Therefore, a peripheral may  
2431 use Command Mode only, Video Mode only, or both Command- and Video Modes of operation.

2432 The host processor may support either or both Command- and Video Modes of operation. If the host  
2433 processor supports Command Mode, it shall also support the mandatory command set specified in  
2434 [MIPI01].

## 2435 **10.8 Multiple Peripheral Support**

2436 DSI supports multiple peripherals per DSI Link using the Virtual Channel field of the Data Identifier byte.  
2437 See Section 4.2.3 and Section 8.5.1 for more details.

2438 A host processor should support a minimum of two peripherals.

## 2439 **10.9 EoTp Support and Interoperability**

2440 EoTp generation or detection is mandatory for devices compliant with this version of the DSI specification.  
2441 Devices compliant to DSI specification v1.0 and earlier do not support EoTp. In order to ensure  
2442 interoperability with earlier devices, current devices shall provide a means to enable or disable EoTp  
2443 generation or detection. In effect, this capability can be disabled by the system designer whenever a device  
2444 on either side of the Link does not support EoTp.

## 2445 **Annex A Contention Detection and Recovery Mechanisms (informative)**

2446 The following describes optional capabilities at the PHY and Protocol layers that provide additional  
2447 robustness for a DSI Link against possible data-signal contention as a consequence of transient errors in the  
2448 system. These capabilities improve the system's chances of detecting any of several possible contention  
2449 cases, and provide mechanisms for "graceful" recovery without resorting to a hard reset.

2450 These capabilities combine circuitry in the I/O cell, to directly detect contention, with logic and timers in  
2451 the protocol to avert and recover from other forms of contention.

### 2452 **A.1 PHY Detected Contention**

2453 The PHY can detect two types of contention faults: LP High Fault and LP Low Fault.

2454 The LP High Fault and LP Low Fault are caused by both sides of the Link transmitting simultaneously.  
2455 Note, the LP High Fault and LP Low Fault are only applicable for bidirectional Data Lanes. Refer to  
2456 [MIPI04] for definition of LP High and LP Low faults.

#### 2457 **A.1.1 Protocol Response to PHY Detected Faults**

2458 The Protocol shall specify how both ends of the Link respond when contention is flagged. It shall ensure  
2459 that both devices return to *Stop* state (LP-11), with one side going to *Stop TX* and the other to *Stop RX*.

2460 When both PHYs are in LP mode, one or both PHYs will detect contention between LP-0 and LP-1.

2461 The following tables describe the resolution sequences for different types of contention and detection.

2462 Table sequences:


- 2463 • Sequence of events to resolve LP High  $\leftrightarrow$  LP Low Contention
- 2464 • Case 1: Both sides initially detect the contention
- 2465 • Case 2: Only the Host Processor initially detects contention
- 2466 • Case 3: Only the Peripheral initially detects contention

2467 **Table 28 LP High  $\leftrightarrow$  LP Low Contention Case 1**

Host Processor Side		Peripheral Side	
Protocol	PHY	PHY	Protocol
	Detect <i>LP High Fault</i> or <i>LP Low Fault</i>	Detect <i>LP High Fault</i> or <i>LP Low Fault</i>	
	Transition to <i>Stop</i> State (LP-11)	Transition to LP-RX	Set <i>Contention Detected</i> in Error Report (see Table 21)
Host Processor Wait Timeout		Peripheral waits until it observes <i>Stop</i> state before responding	
		Observe <i>Stop</i> state	
Request Reset Entry Command to PHY (optional)	Send Reset Entry Command	Observe Reset Entry Command	

Host Processor Side		Peripheral Side	
Protocol	PHY	PHY	Protocol
		Flag Protocol about Reset Command	Observe Reset Entry Command
			Reset Peripheral
	Return to Stop State (LP-11)	Remain in LP-RX	(reset may continue)
Peripheral Reset Timeout. Wait until Peripheral completes Reset before resuming normal operation.	Continue normal operation.		Reset completes

2468 Note: The protocol may want to request a Reset after contention is flagged a single time. Alternately, the  
 2469 protocol may choose not to Reset but instead continue normal operation after detecting a single contention.  
 2470 It could then initiate a Reset after multiple contentions are flagged, or never initiate a Reset.




2471  
2472  
2473

**Figure 51 LP High ↔ LP Low Contention Case 1**  
**Table 29 LP High ↔ LP Low Contention Case 2**

Host Processor Side		Peripheral Side	
Protocol	PHY	PHY	Protocol

Host Processor Side		Peripheral Side	
Protocol	PHY	PHY	Protocol
	Detect <i>LP High Fault</i> or <i>LP Low Fault</i>	No EL contention detected	
	Transition to <i>Stop State</i> (LP-11)	No EL contention detected	
Host Processor Wait Timeout			Peripheral Bus Possession Timeout
		Transition to LP-RX	
		Observe <i>Stop state</i>	
Request <i>Reset Entry</i> command to PHY	Send <i>Reset Entry</i> command	Observe <i>Reset Entry</i> command	
		Flag Protocol: <i>Reset</i> command received	Observe <i>Reset</i> Command
			Reset Peripheral
	Return to <i>Stop state</i> (LP-11)	Remain in LP-RX	(reset continues)
Peripheral Reset Timeout. Wait until peripheral completes Reset before resuming normal operation.	Continue normal operation.		Reset completes




2474  
2475  
2476

Figure 52 LP High ↔ LP Low Contention Case 2

Table 30 LP High ↔ LP Low Contention Case 3

Host Processor Side		Peripheral Side	
Protocol	PHY	PHY	Protocol

Host Processor Side		Peripheral Side	
Protocol	PHY	PHY	Protocol
	No detection of EL contention	Detect <i>LP High Fault</i> or <i>LP Low Fault</i>	
		Transition to LP-RX	Set <i>Contention Detected</i> in Error Report (see Table 21)
		Peripheral waits until it observes <i>Stop</i> state before responding to bus activity.	
	Normal transition to <i>Stop</i> State (LP-11)	Observe <i>Stop</i> State	



2477  
2478  
2479

Figure 53 LP High ↔ LP Low Contention Case 3

2480 **Annex B Checksum Generation Example (informative)**

2481 The following C/C++ program provides a simple software routine to calculate CRC of a packet of variable  
 2482 length. The main routine calls subroutine CalculateCRC16 to calculate the CRC based on the data in  
 2483 one of the gpcTestData[ ] arrays and prints the CRC results.

2484

```

2485 /* ***** DECLARATIONS ***** */
2486 #include <stdio.h>
2487
2488 /* Start of Test Data */
2489 static unsigned char gpcTestData0[] = { 0x00 };
2490 static unsigned char gpcTestData1[] = { 0x01 };
2491 static unsigned char gpcTestData2[] = { 0xFF, 0x00, 0x00, 0x00, 0x1E,
2492     0xF0, 0x1E, 0xC7, 0x4F, 0x82, 0x78, 0xC5, 0x82, 0xE0, 0x8C, 0x70,
2493     0xD2, 0x3C, 0x78, 0xE9, 0xFF, 0x00, 0x00, 0x01 };
2494 static unsigned char gpcTestData3[] = { 0xFF, 0x00, 0x00, 0x02, 0xB9,
2495     0xDC, 0xF3, 0x72, 0xBB, 0xD4, 0xB8, 0x5A, 0xC8, 0x75, 0xC2, 0x7C,
2496     0x81, 0xF8, 0x05, 0xDF, 0xFF, 0x00, 0x00, 0x01 };
2497 #define NUMBER_OF_TEST_DATA0_BYTES 1
2498 #define NUMBER_OF_TEST_DATA1_BYTES 1
2499 #define NUMBER_OF_TEST_DATA2_BYTES 24
2500 #define NUMBER_OF_TEST_DATA3_BYTES 24
2501 /* End of Test Data */
2502
2503 unsigned short CalculateCRC16( unsigned char *pcDataStream, unsigned
2504 short sNumberOfDataBytes );
2505
2506 /* ***** MAIN ROUTINE ***** */
2507 void main( void )
2508 {
2509     unsigned short sCRC16Result;
2510     sCRC16Result = CalculateCRC16( gpcTestData2,
2511         NUMBER_OF_TEST_DATA2_BYTES );
2512     printf( "Checksum CS[15:0] = 0x%04X\n", sCRC16Result );
2513 }
2514 /* ***** END OF MAIN ***** START OF CRC CALCULATION ***** */
2515
2516 /* CRC16 Polynomial, logically inverted 0x1021 for x^16+x^15+x^5+x^0 */
2517 static unsigned short gsCRC16GenerationCode = 0x8408;
2518
2519 unsigned short CalculateCRC16( unsigned char *pcDataStream, unsigned
2520 short sNumberOfDataBytes )
2521 {
2522     /*
2523     sCRC16Result: the return of this function,
2524     sByteCounter: address pointer to count the number of the
2525     calculated data bytes
2526     cBitCounter: counter for bit shift (0 to 7)
2527     cCurrentData: byte size buffer to duplicate the calculated data
2528     byte for a bit shift operation
2529     */
2530     unsigned short sByteCounter;
2531     unsigned char cBitCounter;
2532     unsigned char cCurrentData;
  
```



```

2533     unsigned short sCRC16Result = 0xFFFF;
2534     if ( sNumberOfDataBytes > 0 )
2535     {
2536         for ( sByteCounter = 0; sByteCounter < sNumberOfDataBytes;
2537             sByteCounter++ )
2538         {
2539             cCurrentData = *( pcDataStream + sByteCounter );
2540             for ( cBitCounter = 0; cBitCounter < 8;
2541                 cBitCounter++ )
2542             {
2543                 if ( ( ( sCRC16Result & 0x0001 ) ^ ( ( 0x0001 *
2544                     cCurrentData) & 0x0001 ) ) > 0 )
2545                     sCRC16Result = ( ( sCRC16Result >> 1 )
2546                         & 0x7FFF ) ^ gsCRC16GenerationCode;
2547                 else
2548                     sCRC16Result = ( sCRC16Result >> 1 )
2549                         & 0x7FFF;
2550                 cCurrentData = ( cCurrentData >> 1 ) & 0x7F;
2551             }
2552         }
2553     }
2554     return sCRC16Result;
2555 }
2556 /* ***** END OF SUBROUTINE TO CALCULATE CRC ***** */

```

2557 Outputs from the various input streams are as follows:

2558 Data (gpcTestData0): 00

2559 Checksum CS[15:0] = 0x0F87

2560 Data (gpcTestData1): 01

2561 Checksum CS[15:0] = 0x1E0E

2562 Data (gpcTestData2): FF 00 00 00 1E F0 1E C7 4F 82 78 C5 82 E0 8C 70 D2 3C  
2563 78 E9 FF 00 00 01

2564 Checksum CS[15:0] = 0xE569


2565 Data (gpcTestData3): FF 00 00 02 B9 DC F3 72 BB D4 B8 5A C8 75 C2 7C 81 F8  
2566 05 DF FF 00 00 01

2567 Checksum CS[15:0] = 0x00F0

2568 **Annex C Interlaced Video Transmission Sourcing**

2569 In this annex, the diagrams are normative only in the sense that they are defining a method of transporting  
 2570 interlaced video with this specification. The use of interlaced video and its support by host, display module  
 2571 or other peripheral is optional.

2572 An example of the video mode interface timing for non-burst transmission with Sync Start and End  
 2573 sourcing interlaced video is shown in Figure 54. Note that in the first field, no timing differs from Figure  
 2574 43. In the second field, note HSS is not implied at the V Sync Start and V Sync End timing pulses.




2575

2576

2577

**Figure 54 Video Mode Interface Timing: Non-Burst Transmission with Sync Start and End (Interlaced Video)**

2578 An example of the video mode interface timing for non-burst transmission with Sync Events sourcing  
 2579 interlaced video is shown in Figure 55. Note that in the first field, no timing differs from the previous  
 2580 example. In the second field, note HSS is not implied at the V Sync Start timing event.



2581  
 2582  
 2583

**Figure 55 Video Mode Interface Timing: Non-Burst Transmission with Sync Events (Interlaced Video)**

2584 **Annex D Profile for DSI Transport for VESA Display Stream Compression**

2585 (This annex is normative when using DSC from reference VESA01)

2586 **D.1 Profile Normative Requirements**

2587 **D.1.1 Encoder Instantiations**

2588 The DSC-compliant encoder shall be associated only with a DSI transmitter processor, and shall be used to  
2589 encode a CBR bitstream.

2590 **D.1.2 Decoder Instantiations**

2591 The DSC-compliant decoder shall be associated only with a DSI receiver peripheral, and shall be used to  
2592 decode a CBR bitstream.

2593 **D.1.3 Horizontal Slice Size**

2594 One peripheral (DSI link) shall support no more than four horizontal slices. The DSI peripheral specifies  
2595 the number of supported horizontal slices, e.g., 1, 2, 3 or 4. Also, see Table 31 for additional restrictions of  
2596 the slice\_width value.

2597 For clarity, the coding system [VESA01] requires one only slice dimension for a picture.

2598 **D.1.4 Vertical Slice Size**

2599 The vertical frame dimension shall be evenly divisible by the number of lines per slice as the DSC encoder  
2600 always transmits data in complete slices, see Table 31.

2601 **D.1.5 DSC parameter minimum requirements**

2602 The following parameters represent a minimum required set of behaviors when implementing VESA DSC  
2603 in a DSI link.

- 2604 • Profile 8 refers to a DSC parameter table with 8 bpp and 8 bpc.
- 2605 • Profile 12 refers to a DSC parameter table with 12 bpp and 8 bpc.
- 2606 • Generic profile has no specific VESA DSC reference table but uses the VESA DSC Annex D and  
2607 VESA DSC Annex E equations to build a DSI profile.

2608 **Table 31. DSC Required Parameters**

Name	Profile 8	Profile 12	Generic Profile
Bits_per_pixel	= 8	= 12	≥6
dsc_version_major	= 1	= 1	= 1
dsc_version_minor	= 1	= 1	= 1
pps_identifier	Allowed	Allowed	Allowed
bits_per_component	= 8	= 8	= 8 or 10

Name	Profile 8	Profile 12	Generic Profile
linebuf_depth	= bpc + 1	= bpc + 1	= bpc + 1
block_pred_enable	= 0 or 1	= 0 or 1	= 0 or 1
convert_rgb	= 1	= 1	= 1
enable_422	= 0	= 0	= 0
vbr_enable	= 0	= 0	= 0
pic_height	Height of entire picture	Height of entire picture	Height of entire picture
pic_width	Width of entire picture	Width of entire picture	Width of entire picture
slice_height	$\geq 8$ and (pic_height) modulo (slice_height) = 0.	$\geq 8$ and (pic_height) modulo (slice_height) = 0.	$\geq 4$ and (pic_height) modulo (slice_height) = 0.
slice_width	(pic_width modulo slice_width) = 0	(pic_width modulo slice_width) = 0	(pic_width modulo slice_width) = 0
Number of pixels / slice	$\geq 15,000$	$\geq 15,000$	$\geq 15,000$
chunk_size (formula is informative)	chunk_size = $\text{ceil}(\text{bits\_per\_pixel} * \text{slice\_width} / 8)$	chunk_size = $\text{ceil}(\text{bits\_per\_pixel} * \text{slice\_width} / 8)$	chunk_size = $\text{ceil}(\text{bits\_per\_pixel} * \text{slice\_width} / 8)$
initial_xmit_delay	Fixed (Refer to DSC Annex E [VESA01])	Fixed (Refer to DSC Annex E [VESA01])	Unrestricted
initial_dec_delay	Fixed (Refer to DSC Annex E [VESA01])	Fixed (Refer to DSC Annex E [VESA01])	Unrestricted
initial_scale_value (formula is informative)	Fixed (Refer to DSC Annex E [VESA01]) $\text{rc\_model\_size} / (\text{rc\_model\_size} - \text{initial\_offset})$	Fixed (Refer to DSC Annex E [VESA01]) $\text{rc\_model\_size} / (\text{rc\_model\_size} - \text{initial\_offset})$	Fixed (Refer to DSC Annex E [VESA01]) $\text{rc\_model\_size} / (\text{rc\_model\_size} - \text{initial\_offset})$
scale_increment_interval	Calculate by the formula from DSC Annex E [VESA01]	Calculate by the formula from DSC Annex E [VESA01]	Calculate by the formula from DSC Annex E [VESA01]
scale_decrement_interval	Calculate by the formula from DSC Annex E [VESA01]	Calculate by the formula from DSC Annex E [VESA01]	Calculate by the formula from DSC Annex E [VESA01]
first_line_bpg_offset	Fixed (Refer to DSC Annex E [VESA01])	Fixed (Refer to DSC Annex E [VESA01])	Unrestricted
nfl_bpg_offset	Calculate by the formula from DSC Annex E [VESA01]	Calculate by the formula from DSC Annex E [VESA01]	Calculate by the formula from DSC Annex E [VESA01]
slice_bpg_offset	Calculate by the formula from DSC Annex E [VESA01]	Calculate by the formula from DSC Annex E [VESA01]	Calculate by the formula from DSC Annex E [VESA01]
initial_offset	Fixed (Refer to DSC Annex E [VESA01])	Fixed (Refer to DSC Annex E [VESA01])	Unrestricted
final_offset	Calculate by the formula from DSC Annex E [VESA01]	Calculate by the formula from DSC Annex E [VESA01]	Calculate by the formula from DSC Annex E [VESA01]

Name	Profile 8	Profile 12	Generic Profile
flatness_min_qp	Fixed (Refer to DSC Annex E [VESA01])	Fixed (Refer to DSC Annex E [VESA01])	Unrestricted
flatness_max_qp	Fixed (Refer to DSC Annex E [VESA01])	Fixed (Refer to DSC Annex E [VESA01])	Unrestricted
rc_parameter_set	Fixed (Refer to DSC Annex E [VESA01])	Fixed (Refer to DSC Annex E [VESA01])	Unrestricted


2609 **D.1.6 PPS Requirements**

2610 A picture parameter set is said to be transmitted in one of the following ways in byte-aligned data fields:

- 2611 1. Using one PPS transaction (Section 8.8.26) where the PPS is defined by the DSC Standard  
2612 [VESA01].
- 2613 2. Implicitly when the DSI peripheral is reset, a PPS preset in the peripheral takes effect  
2614 immediately.
- 2615 3. If the DSI peripheral contains one or more PPS tables, the Compression Mode short packet  
2616 (Section 8.8.25) may signal a PPS data change by identifying a unique, stored PPS set. A stored  
2617 PPS may be pre-programmed or updated and stored by a previous PPS transaction.

2618 A PPS change takes effect in a video mode peripheral that is processing a data stream after the next vertical  
2619 sync, not within the same frame, as shown in Figure 56. The PPS change takes effect in a command mode  
2620 peripheral after the next signaled tearing effect, that is, either after a TE signal pulse or a TE Trigger  
2621 Message.

2622



2623

2624

**Figure 56 PPS Update by Setting the Compression Mode Short Packet**

2625

## D.2 Implementation Guidelines (informative)

2626

### D.2.1 Vertical Slice Size

2627

2628

The vertical frame dimension should be evenly divisible by the number of lines per slice as the DSC encoder always transmits data in complete slices.

2629

### D.2.2 DSC Guidelines

2630

2631

Implementers should refer to guidelines in the VESA DSC Standard Annexes D and E [VESA01] to optimize quality performance.